fredrequin/JiVe fredrequin/JiVe

  • Stars
    star
    14
  • Rank 1,438,076 (Top 29 %)
  • Language Verilog
  • License
    BSD 2-Clause "Sim...
  • Created almost 6 years ago
  • Updated almost 6 years ago
Twitter logo Share LinkedIn logo Share Facebook logo Share
fredrequin/JiVe
github

fredrequin

Reviews

There are no reviews yet. Be the first to send feedback to the community and the maintainers!

Repository Details

Small micro-coded RISC-V softcore

More Repositories

1

j68_cpu

Small microcoded 68000 verilog softcore
C
49
star
2

verilator_xilinx

Re-coded Xilinx primitives for Verilator use
Verilog
38
star
3

fpga_1943

Verilog re-implementation of the famous CAPCOM arcade game
Verilog
26
star
4

verilator_gowin

Re-coded Gowin GW1N primitives for Verilator use
Verilog
13
star
5

at_apollo_device

AT-Apollo.device v5.03 source code from 1999 Aminet release
Assembly
5
star
6

AliceRE

5
star
7

verilator_helpers

C++ objects to help verilator simulations
C
2
star
8

nmos_sim

Simulate old NMOS logic using Kicad and Verilator
Yacc
2
star