flasonil/pulp_cluster flasonil/pulp_cluster

  • Stars
    star
    1
  • Language SystemVerilog
  • License
    Other
  • Created about 5 years ago
  • Updated over 4 years ago
Twitter logo Share LinkedIn logo Share Facebook logo Share
flasonil/pulp_cluster
github

flasonil

Reviews

There are no reviews yet. Be the first to send feedback to the community and the maintainers!

Repository Details

More Repositories

1

Deep-Neural-Network-for-CS-based-signal-reconstruction-on-STM32-MCU-board

Compressed Sensing signal decoding with DNN oracle on STM32
Python
14
star
2

Serial-Multiplier

16 bit serial multiplier in SystemVerilog
SystemVerilog
12
star
3

APB_PWM

Pulse Width Modulator programmed through an Advanced Peripheral Bus interface
SystemVerilog
7
star
4

riscv

SystemVerilog
2
star
5

CMOS_2stage_op-amp_design

SourcePawn
1
star
6

lockstep_unit

SystemVerilog
1
star
7

countdown_circuit

SystemVerilog
1
star
8

single_cycle_MIPS

1
star
9

intel8085

SystemVerilog
1
star
10

ripple_carry_adder

SystemVerilog
1
star
11

shift_register

SystemVerilog
1
star