flasonil/Serial-Multiplier flasonil/Serial-Multiplier

  • Stars
    star
    12
  • Rank 1,590,964 (Top 32 %)
  • Language SystemVerilog
  • Created over 6 years ago
  • Updated almost 6 years ago
Twitter logo Share LinkedIn logo Share Facebook logo Share
flasonil/Serial-Multiplier
github

flasonil

Reviews

There are no reviews yet. Be the first to send feedback to the community and the maintainers!

Repository Details

16 bit serial multiplier in SystemVerilog

More Repositories

1

Deep-Neural-Network-for-CS-based-signal-reconstruction-on-STM32-MCU-board

Compressed Sensing signal decoding with DNN oracle on STM32
Python
14
star
2

APB_PWM

Pulse Width Modulator programmed through an Advanced Peripheral Bus interface
SystemVerilog
7
star
3

riscv

SystemVerilog
2
star
4

CMOS_2stage_op-amp_design

SourcePawn
1
star
5

lockstep_unit

SystemVerilog
1
star
6

countdown_circuit

SystemVerilog
1
star
7

pulp_cluster

SystemVerilog
1
star
8

single_cycle_MIPS

1
star
9

intel8085

SystemVerilog
1
star
10

ripple_carry_adder

SystemVerilog
1
star
11

shift_register

SystemVerilog
1
star