ewa/doxverilog ewa/doxverilog

  • Stars
    star
    14
  • Rank 1,438,076 (Top 29 %)
  • Language
    C++
  • Created over 12 years ago
  • Updated over 12 years ago
Twitter logo Share LinkedIn logo Share Facebook logo Share
ewa/doxverilog
github

ewa

Reviews

There are no reviews yet. Be the first to send feedback to the community and the maintainers!

Repository Details

Eric's branch of Doxverilog (doxygen + doxverilog patch)

More Repositories

1

python-webcrawler

Simple web crawler written in Python
Python
109
star
2

xilinx-build-scripts

SCons (make-like) scripts for building FPGA code with Xilinx tools
Python
17
star
3

free-hdl-license

Working space for free software licenses for hardware description language (e.g. VHDL, Verilog, Bluespec) projects
12
star
4

802.11-data

Formulas and constants from the 802.11 standards, in machine-readable formats
Python
11
star
5

emacs-ucf-mode

Emacs major mode for editing Xilinx UCF (User Constraint File) files
Emacs Lisp
9
star
6

ad9510spi

Tools for reading value change dump (VCD) files, analyzing the SPI protocol, and interpreting Analog Devices AD9510 SPI commands
Python
9
star
7

git-tree-viz

Visualization of Git development histories. Meant to be more zoomed-out than gitk et. al.
Python
5
star
8

simple_spi_ewa

Modified version of Richard Herveille's Simple SPI core
Verilog
3
star
9

rsyncrypto-rsnapshot-config

Use rsyncrypto to generate opaque version of secret files, so system can be backed up by non-root remote user.
Shell
3
star
10

AD9510_clock_params

Model to compute clock divider parameters for Analog Devices AD9510 chips
3
star
11

active_browser

Open a URL in whatever browser you already have open, with default fall-back. Meant to be a good "default browser" setting.
Python
1
star
12

wbest

My branch of Mingzhe Li's WBest tool
C
1
star
13

iw-modified

Fork of 'iw' tool (http://git.sipsolutions.net/iw.git) to backport useful features to v0.9.19.
C
1
star