There are no reviews yet. Be the first to send feedback to the community and the maintainers!
Repository Details
Implement the timed Moore state machine shown in Figure 1 in VHDL. Write a test bench and simulate the behavior of the state machine. Verify the simulation results by your hand analysis.
