diogodanielsoaresferreira/DosAttackMonitoringUsingFPGA

Stars
2
Language VHDL
Created about 6 years ago
Updated about 6 years ago

diogodanielsoaresferreira/DosAttackMonitoringUsingFPGA

diogodanielsoaresferreira

There are no reviews yet. Be the first to send feedback to the community and the maintainers!

Monitor and bock the IPs that make a DoS attack to a server with an FPGA

document_representations_tests

Jupyter Notebook

RealTimeManipulationSoftware

Apply effects to videos in real-time

ApontamentosECT

Website with ECT (Universidade de Aveiro) course contents

SmartFarm

Smart farm monitoring

IoTNetworkMonitoring

Detect attacks to IoT sensors using machine learning techniques

VHDLExercises

Exercises solved during Digital Systems Lab Course (Universidade de Aveiro), using VHDL.

SearchEngine

ISPNetwork

ISP Network planning and virtual deployment

MomFreeDayRegulation

Mom Free Day Regulation

EnterpriseNetworkDeployment

Enterprise Network planning and virtual deployment

AptoideImagesDetector

Aptoide Explicit Images Detector

FPGAMastermind

Program the FPGA with mastermind game

MPEIExercises

Exercises solved during Probabilities applied to Informatic Engineering (Universidade de Aveiro).

ProgrammingExercises-Java-

Exercises solved during Programming classes (1,2 and 3) in Universidade de Aveiro, using Java Language.

Advanced_Cash_Register

Advanced Cash Register designed in Python for simple aplications. Not thoroughly tested.

CRC-8_VHDL

Design a digital circuit that encodes and decodes strings with CRC-8 algorithm with an optimal delay and number of components

Matlab-Radio-Demo-with-Quick-Search

Project presented during classes of Probabilities applied to Informatic Engineering (Universidade de Aveiro).

InfoCountries

Compare countries based on their metrics

IoTCity

Smart City management platform

CUDAMemoryAccessOptimization

Memory Access Optimization in a GPU using CUDA