dhruvpatelgeek/svANN-VLSI dhruvpatelgeek/svANN-VLSI

  • Stars
    star
    3
  • Rank 3,963,521 (Top 79 %)
  • Language SystemVerilog
  • Created about 5 years ago
  • Updated almost 5 years ago
Twitter logo Share LinkedIn logo Share Facebook logo Share
dhruvpatelgeek/svANN-VLSI
github

dhruvpatelgeek

Reviews

There are no reviews yet. Be the first to send feedback to the community and the maintainers!

Repository Details

The following is a scalable neural network with 3 stages that predicts the output of a XOR FUNCTION

More Repositories

1

n-tap-FIR-filter

a finite impulse response filter made using generate statements in system verilog
SystemVerilog
3
star
2

reflow-ctrl

elec 291 project 1
Assembly
2
star
3

OCR-MACHINE

C++
1
star
4

competitive-coding

my competitive coding problems
LLVM
1
star
5

NuTri

Azure based Fitness app
Dart
1
star
6

RISC-Procressor

Simple RISC Procressor
Verilog
1
star
7

arianaDB

A gossip based, Linearizable, fault-tolorent, high performance KV store
Go
1
star
8

Database-Projects

Database projects in C++
C++
1
star