There are no reviews yet. Be the first to send feedback to the community and the maintainers!
Repository Details
The basic language used in this project is Verilog and it is designed to handle the MIPS-based Instructions such as {nop, jr, addu, subu, slt, beq, addiu, ori, lui, lw, sw, j, jal}