david-shmailov/RLC-Meter david-shmailov/RLC-Meter

  • Stars
    star
    1
  • Language
  • Created almost 4 years ago
  • Updated almost 4 years ago
Twitter logo Share LinkedIn logo Share Facebook logo Share
david-shmailov/RLC-Meter
github

david-shmailov

Reviews

There are no reviews yet. Be the first to send feedback to the community and the maintainers!

Repository Details

As a final project in the "Introduction to Computers" course, we got an assignment to create a Resistance/Capacitance/Inductance meter based on the Texas Instruments MSP-430 microprocessor. This project was done by David Shmailov and Aviram Lachmani.

More Repositories

1

Digital-Design-and-Logic-Synthesis_project

Digital Design and Logic Synthesis course final project
Verilog
1
star
2

SPL_Assignment1

this is the first home assignment we received in "System Programming" course. This project was done by David Shmailov and Aviram Lachmani.
C++
1
star
3

SPL-Assignment2

this is a home assignment we received in the "System Programming" course. This project was done by David Shmailov and Aviram Lachmani.
Java
1
star
4

CPU_Task2_FPGA

Verification of RTL design via a Quartus FPGA chipset, Written by David Shmailov and Aviram Lachmani
VHDL
1
star
5

CPU_task3_MIPS

We implemented a single cycle version of the MIPS CPU in VHDL code, under the simplification of 1 cycle memory delay, a reduced instruction set defined by the assignment, and 10-bit memory space. We then used the Quartus FPGA chipset to verify the design. By David Shmailov and Aviram Lachmani
VHDL
1
star