cpantel/SMAUEC cpantel/SMAUEC

  • Stars
    star
    1
  • Language
    TypeScript
  • License
    GNU General Publi...
  • Created over 4 years ago
  • Updated almost 2 years ago
Twitter logo Share LinkedIn logo Share Facebook logo Share
cpantel/SMAUEC
github

cpantel

Reviews

There are no reviews yet. Be the first to send feedback to the community and the maintainers!

Repository Details

Sistema de Monitoreo y Alerta del Uso Excesivo del Calef贸n

More Repositories

1

DVGHV

Designing Video Game Hardware in Verilog
Verilog
25
star
2

Forzando-Brutalmente-MD5

C
6
star
3

ceiot_base

JavaScript
6
star
4

freerange_vhdl

Examples and exercises from the Freerange VHDL book
VHDL
4
star
5

xzoom

My modifications to xzoom linux magnifier
C
3
star
6

MicroTerminalAES

C
2
star
7

Easy6502

Solutions for the beautyful tiny ebook from Nick Morgan
2
star
8

MQTT

An ambitious multi architecture multi platform multi sensor/actuator MQTT demo
1
star
9

leet

Leet generator in several languages
Ruby
1
star
10

VGARenderer

Render VGA from the output of a Verilog or VHDL simulation
Tcl
1
star
11

prog_fpgas

The nexys4ddr (vivado) port of https://github.com/simonmonk/prog_fpgas (ISE)
Verilog
1
star
12

TLSKillSwitch

C
1
star
13

Flash-via-SPI

Some experiments related to reading the flash memory of a broken router
C
1
star
14

TheZynqBook

Exercises from the book
VHDL
1
star
15

pmod_vga

1
star
16

HardwareMalwareAccelerator

VHDL
1
star
17

HardwareMalwareSupervisor

Verilog
1
star
18

playground

POCs, tips, recipes
Shell
1
star
19

codeMutator

Framework de testing por mutaci贸n de c贸digo
Erlang
1
star
20

PracticalBinaryAnalysis

How to study "Practical Binary Analysis: Build Your Own Linux Tools for Binary Instrumentation, Analysis, and Disassembly" book by Dennis Andriesse
Assembly
1
star
21

CESE-MAySC-2021

Trabajo pr谩ctico de la materia Microarquitecturas y Softcores CESE 2021
Verilog
1
star