controlpaths/verilog_parser controlpaths/verilog_parser

  • Stars
    star
    17
  • Rank 1,257,181 (Top 25 %)
  • Language
    Python
  • Created over 4 years ago
  • Updated over 4 years ago
Twitter logo Share LinkedIn logo Share Facebook logo Share
controlpaths/verilog_parser
github

controlpaths

Reviews

There are no reviews yet. Be the first to send feedback to the community and the maintainers!

Repository Details

A python based verilog parser

More Repositories

1

hackbat

Hackbat repository
HTML
668
star
2

blog

Projects published on controlpaths.com and hackster.io
Jupyter Notebook
37
star
3

litefury_rp5

Conecting the Litefury FPGA accelerator to Raspberry Pi 5 over PCIe gen2 x1
VHDL
22
star
4

rp2040_pmod

Repository for the rp2040_pmod board from controlpaths devices.
17
star
5

filterbuilder

Filter builder tool
Python
16
star
6

cp_som_one

Artix7 SOM
11
star
7

verilog_dsp

digital signal processing modules
Verilog
7
star
8

adc12_pmod

PMOD with an ADC and an analog circuit to read signals up to +-12V
6
star
9

line_filtering

Line filtering project
HTML
3
star
10

goertzel_filter_c

This project used Eclypse Z7 board to generate a FSK signal, and Genesys ZU board to decode signal.
Tcl
3
star
11

eclypsez7

Eclypse-z7 board projects
Verilog
3
star
12

matlab_libiio

Project using LIbIIO to manage an AXI4 Stream IP
VHDL
3
star
13

buck_rtl

Buck RTL model
Verilog
3
star
14

96analogxperience

96AnalogXperience board repo
Tcl
2
star
15

kd240_motor

motor control using the amd kd240 kit
Verilog
2
star
16

fir32_petalinux

This projects contains a 32nd order FIR filter configured from Petalinux.
HTML
1
star
17

breadboard_supply

Breadboard triple output power supply
1
star
18

notes

Notes of controlpaths.com
JavaScript
1
star