chiselverify/otherverify chiselverify/otherverify

  • Stars
    star
    6
  • Rank 2,539,965 (Top 51 %)
  • Language SystemVerilog
  • License
    BSD 2-Clause "Sim...
  • Created about 2 years ago
  • Updated about 2 years ago
Twitter logo Share LinkedIn logo Share Facebook logo Share
chiselverify/otherverify
github

chiselverify

Reviews

There are no reviews yet. Be the first to send feedback to the community and the maintainers!

Repository Details

Examples of verification solutions (e.g., UVM, cocotb,...)

More Repositories

1

chiselverify

A dynamic verification library for Chisel.
Scala
138
star
2

vhdl2verilog

VHDL
13
star
3

documentation

Documentation surrounding the ChiselVerify project. This includes presentations and research papers written on the topic.
TeX
7
star
4

class2020

Material for the class on verification of digital designs
Scala
4
star
5

explore-cocotb

Play around ith coctb and pyuvm
Python
2
star
6

jUvm

Verification of digital circuits in Java and Scala
Scala
2
star