Top Rating
- Top Contributors
  Discover the Top Open Source contributors by country or by language
- Interviews
  Discover real stories from Open Source developers
Discover

Discover your Favorite Language
Discover the top trending repositories and projects on Github. Explore the latest trends in your preferred languages.

Swift

OCaml

Groovy

Erlang

Julia

Java

Clojure

Python

More Languages
Awesome

Awesome repositories
Discover the most awesome repositories and projects of your favorite languages. Inspired by the Awesome-* lists trend in GitHub.

Dart

Clojure

F#

Go

MATLAB

PowerShell

Scala

C++

More Languages
By Country

Rankings by Country
Discover the community of talented open source contributors in each country.

🇦🇽 Åland Islands

🇲🇪 Montenegro

🇨🇳 China

🇮🇹 Italy

🇹🇷 Türkiye

🇹🇬 Togo

🇸🇰 Slovakia

All Countries Compare Countries

chenzhicun/SJTU-CS145-Arch-labs

Stars
1
Language Verilog
Created over 4 years ago
Updated over 4 years ago

chenzhicun/SJTU-CS145-Arch-labs

chenzhicun

There are no reviews yet. Be the first to send feedback to the community and the maintainers!

This repo is for SJTU CS145's course work. To be specific, I'll use verilog to implement a single circle CPU and a pipeline CPU.

SJTU-EI209-Computer-Organization-Lab

This is my implementation of SJTU EI209's lab, based on virtual 8086 of Proteus.

CS241

This is all homework in CS241.