cfelton/test_jpeg cfelton/test_jpeg

  • Stars
    star
    16
  • Rank 1,304,286 (Top 26 %)
  • Language Verilog
  • Created almost 10 years ago
  • Updated almost 8 years ago
Twitter logo Share LinkedIn logo Share Facebook logo Share
cfelton/test_jpeg
github

cfelton

Reviews

There are no reviews yet. Be the first to send feedback to the community and the maintainers!

Repository Details

This is a myhdl test environment for the open-cores jpeg_encoder.

More Repositories

1

rhea

A collection of MyHDL cores and tools for complex digital circuit design
Python
84
star
2

alt.hdl

Exploration of alternative hardware description languages
Shell
28
star
3

minnesota

A collection of HDL cores written in MyHDL.
Python
12
star
4

filter-blocks

A collection of digital hardware filters implemented in myhdl
Python
9
star
5

gizflo

that FPGA flow
Python
9
star
6

myhdl_exercises

MyHDL exercises.
Jupyter Notebook
9
star
7

test_gemac

This is a myhdl test environment for the USRP simple_gemac core.
Verilog
5
star
8

musicbox_simple

This is a simple "musicbox" FPGA (HDL) example inspired by a reddit question.
VHDL
3
star
9

myx

FPGA designs for the XESS boards: xula, xula2, CAT, stickit, etc.
Python
1
star
10

notebook_slides

Presentations generated with jupyter notebook
Jupyter Notebook
1
star