benreynwar/SiLemma benreynwar/SiLemma

  • Stars
    star
    1
  • Language Dafny
  • License
    MIT License
  • Created about 1 year ago
  • Updated 4 months ago
Twitter logo Share LinkedIn logo Share Facebook logo Share
benreynwar/SiLemma
github

benreynwar

Reviews

There are no reviews yet. Be the first to send feedback to the community and the maintainers!

Repository Details

Trying to prove things about circuits in Dafny

More Repositories

1

fft-dit-fpga

Verilog module for calculation of FFT.
Verilog
151
star
2

pyvivado

Python tools for Vivado Projects
Python
73
star
3

wiktionary-parser

A parser and autocorrection tool for wiktionary.
Python
39
star
4

fpga-sdrlib

Verilog modules for software-defined radio.
Python
16
star
5

slvcodec

Generate conversions to/from VHDL types and std_logic_vector. Generate python-based tests.
Python
12
star
6

htfft

A high throughput FFT implementation
Python
10
star
7

axilent

Python to AXI4
Python
9
star
8

rfgnocchi

Library of HDL signal-processing blocks for use with RFNoC
Python
5
star
9

fusesoc_generators

Add generators to fusesoc so that depenedencies can be generated from generic parameters.
Python
3
star
10

gr-ham

Python
3
star
11

verilate

Running python tests with verilator
Python
2
star
12

202008_cocotb_presentation

Verilog
2
star
13

loos_sasa

C++
1
star
14

veifa

JavaScript
1
star
15

check_cocotb_ghdl

Just a check to make sure cocotb and ghdl are working together
Python
1
star
16

scvivado

Scala tools for Vivado (Not useful yet. Learning Scala)
Scala
1
star