• Stars
    star
    3
  • Rank 3,963,521 (Top 79 %)
  • Language Verilog
  • Created over 4 years ago
  • Updated over 4 years ago

Reviews

There are no reviews yet. Be the first to send feedback to the community and the maintainers!

Repository Details

Somewhere to put different implementations of the AES SBox

More Repositories

1

awesome-open-hardware-verification

A List of Free and Open Source Hardware Verification Tools and Frameworks
445
star
2

verilog-parser

A Flex/Bison Parser for the IEEE 1364-2001 Verilog Standard.
C
125
star
3

uart

A simple implementation of a UART modem in Verilog.
Verilog
82
star
4

verilog-vcd-parser

A parser for Value Change Dump (VCD) files as specified in the IEEE System Verilog 1800-2012 standard.
C++
81
star
5

croyde-riscv

A barebones 64-bit RISC-V micro-controller class CPU, implementing the I(nteger), M(ul/div), C(ompressed) and K(ryptography) extensions.
SystemVerilog
41
star
6

verilog-dot

A simple dot file / graph generator for Verilog syntax trees.
C
20
star
7

microcoder

Define custom assembly-like instructions and use them to write programs which are transpiled into synthesisable Verilog code.
Python
9
star
8

verilog-doc

A basic documentation generator for Verilog, similar to Doxygen.
C
9
star
9

doxygen-themes

A collection of the various Doxygen Theme customisations I have created and used.
CSS
9
star
10

verilog-probe

A very small and simple debug probe designed to be very easy to interface with and be usable via SPI, JTAG and UART.
Python
7
star
11

tim

A small CPU core complete with compiler and ISA specification. Eventually....
VHDL
5
star
12

vanilla-riscv

Vanilla RISC-V core, implementing RV32IMC
Verilog
3
star
13

riscv-multi-cycle

WIP - A multi-cycle implementation of the RISCV rv32ui architecture. *unverified, use PicoRV32 instead!*
Verilog
3
star
14

latex-boilerplate

A simple latex boilerplate with makefile for common commands.
TeX
1
star
15

ann-playground

Code I develop while learning about Artificial Neural Networks
Python
1
star