• Stars
    star
    143
  • Rank 257,007 (Top 6 %)
  • Language SystemVerilog
  • License
    BSD 3-Clause "New...
  • Created about 8 years ago
  • Updated about 2 months ago

Reviews

There are no reviews yet. Be the first to send feedback to the community and the maintainers!

Repository Details

Open hardware test equipment

Intro

TODO: talk more about the project

Project Codenames

Boards, subsystems, etc are all named after famous electrical engineers.

General

  • STARSHIPRAIDER: umbrella term for the entire project
  • CLARKE (Edith Clarke, first female EE professor in USA): the original STARSHIPRAIDER project

Oscilloscopes

Individual instrument projects are named after famous electrical engineers who made major contributions to the field of test equipment design.

All are 8 channels??

  • BLONDEL (Andre-Eugene Blondel, inventor of electromechanical oscillograph)
    8 bit: 100 MHz / 250 - 500 - 1000 Msps
    12 bit: 50 MHz / 125 - 250 - 500 Msps
    4 AFE : 1 HMCAD1520
    Two acquisition cards, 4 channels each
    One XC7A100T-2FGG676 on main board
    One DDR3 800 SODIMM on main board

  • DUDDELL (William Duddell, inventor of moving-coil mirror oscillograph)
    250 MHz / 1 Gsps, 1 AFE : 1 HMCAD1520 1x XC7K160T-2FFG676

    Eight analog cards, one HMCAD1520 + one AFE each One digital card with 1-2 SFF-8087 connectors for LA One AWG card with a TBD JESD204 DAC using unused serdes lanes (assuming 4 for 40G, one for 10G, three available)

  • ZENNECK (Jonathan Zenneck, inventor of electrically scanned CRT oscilloscope)
    500 MHz or 1 GHz / 5 Gsps, 1 AFE : 1 AD9213-6G

    Per channel:

    • 1x XC7A200T-2FFG1156
    • 1x AD9213 in 6G speed grade
    • 2x DDR3 800 SODIMM

    Global:

    • 1x XC7K160T-2FFG160T (could do six channels with direct lane to each one)
  • VOLLUM (Howard Vollum, co-inventor of triggered-sweep oscilloscope)
    1-2 GHz / 10 Gsps, 1 AFE : 1 AD9213

  • MURDOCK (Melvin Jack Murdock, co-inventor of triggered-sweep oscilloscope)
    6 GHz / 40 Gsps, 1 AFE : 4 AD9213

Probes / peripherals

  • CONWAY (VLSI pioneer, co-author of Mead & Conway)
    8-bit comparator-to-LVDS logic analyzer pod with SFF-8087 interface and high-impedance inputs

  • MEAD (other half of Mead & Conway)
    8-bit comparator-to-LVDS logic analyzer pod with SFF-8087 interface and 50 ohm inputs

  • MAXWELL (James Clerk Maxwell, discovered Maxwell's Equations)
    Kintex-7 ISERDESE2 based LA

  • TODO: Artix-7 GTP based LA??

  • DENNARD (Robert Dennard, inventor of DRAM)
    Kintex-7 GTX based LA

  • BRAUN (Karl Ferdinand Braun, inventor of optically scanned CRT oscilloscope and phased array) Low-bandwidth active probe ADA4817-1ACPZ-R7

  • HALL (discovered Hall effect) AKL-PT1 passive probe

Signal Generators

  • FLEMING (John Ambrose Fleming, inventor of vacuum tube) 4 channel 14 bit 2.5 Gsps arbitrary waveform generator, AD9739 + Kintex-7 + DDR3 SODIMM based. Need ~160 Gbps of RAM bandwidth to keep them fed

    Two channels of 14-bit LVDS per DAC = 28 LVDS pairs for data, assume clock/sync are external to FPGA Slow control: 4 wire SPI, IRQ = 5 slow lines

    4x DAC = 84 pairs (168 pins used / 4 banks / 200 allocated) + 15 slow lines

    Two xc7k160t's, two dacs + 1 sodimm of ram on each

    4GB DDR3 SODIMM, 1 GB per channel = 512 Mpoints of waveform data Probably some digital outputs (mix of LVDS and LVCMOS, and maybe some slow pin headers?)

More Repositories

1

pcb-checklist

Sign-off review checklist for PCB designs
595
star
2

openfpga

Open FPGA tools
C++
257
star
3

antikernel

The Antikernel operating system project
Verilog
113
star
4

antikernel-ipcores

FPGA IP cores for the Antikernel OS, intended to be included as a submodule in SoC integrations
SystemVerilog
55
star
5

scopehal-cmake

CMake build wrapper for scopehal and scopehal-apps
47
star
6

jtaghal

JTAG Hardware Abstraction Library
C++
36
star
7

voltage-divider-calculator

Tool for selecting voltage divider components given constraints and a list of available resistors
C++
31
star
8

staticnet

C++ TCP/IP and SSH stack with bounded run time and no dynamic memory allocations
C++
29
star
9

reworkctf

KiCad Layout
27
star
10

latentpacket

The LATENTPACKET network infrastructure platform
C++
26
star
11

microkvs

Tiny key-value store for persisting configuration data on microcontrollers
C++
17
star
12

protohdl

Streaming FPGA/ASIC code generator for Google Protocol Buffers.
Verilog
16
star
13

kicad-libraries

My KiCAD libraries
15
star
14

sata-sniffer

SATA sniffing
SystemVerilog
12
star
15

stm32-cpp

Permissively licensed C++ peripheral library for STM32 microcontrollers
C++
11
star
16

integralstick

STM32F7 + Artix-7 SoM
C
11
star
17

embedded-cli

Command-line interface library for embedded systems
C++
10
star
18

misc-devboards

Miscellaneous prototype hardware that wasn't major enough to warrant a dedicated repo
C++
10
star
19

netlist-tools

Automated analysis tools for turning gate-level netlists from FPGA bitstreams, machine vision tools, etc into high-level RTL netlists.
10
star
20

freesample

High performance sampling oscilloscope based on INTEGRALSTICK
Python
8
star
21

sky130-validation

Silicon validation projects for SKY130 stuff
C++
8
star
22

electronics-training

Training materials for classes etc
C++
7
star
23

splash-build-system

Parallel build system for multi-language / multi-architecture embedded projects
C++
7
star
24

jtaghal-apps

Client and server applications for libjtaghal
C++
5
star
25

tacopot

Taco Honeypot
C++
4
star
26

openfpga-buildbot-config

Python
4
star
27

superzircon

Microscope camera / control software
3
star
28

jtaghal-cmake

CMake build wrappers for azonenberg/jtaghal and azonenberg/jtaghal-apps
CMake
3
star
29

antikernel-bsps

Board support files for Antikernel
3
star
30

triggercrossbar

Rack mountable crossbar matrix for T&M trigger in/out signals, allowing dynamic reconfiguration of an experiment without recabling
C++
3
star
31

soldering-talks

Teaching material related to soldering
TeX
3
star
32

staticnet-demos

Demo applications for staticnet
C++
3
star
33

embedded-utils

Helper classes originally from stm32-cpp but not STM32 specific so forked out
C++
3
star
34

common-embedded-platform

Base software platform for all of my embedded projects
C++
3
star
35

ethernet-tap

Active tap for baseT Ethernet
C++
2
star
36

failure-analysis

Failure analysis reports for OSH projects
TeX
2
star
37

maintenance-tracker

Equipment / facilities maintenance tracking tool
2
star
38

microwave-tests

RF/microwave test boards that didn't fit anywhere else
2
star
39

ssp21-vpn

Point to point layer-2 VPN using SSP21 to transport Ethernet frames
SystemVerilog
2
star
40

clock-distribution

Antikernel Labs clock distribution system
2
star
41

common-ibc

48-12V 72W intermediate bus converter common to all of my larger FPGA projects
C++
2
star
42

parody-lyrics

1
star
43

coding-policy

Coding policy for all of my projects
1
star
44

tissuegun-v2

Improving on my childhood Lego projectile launchers
1
star
45

creakyladder

Modern FPGA-based industrial controller platform with no ladder logic or legacy PLC nonsense
1
star
46

sonnet-techfiles

Technology files for Sonnet simulations
1
star
47

cell-devboard-re

Board level RE of an unidentified Kintex UltraScale+ based cellular infrastructure board
1
star
48

grover

Artix/Kintex UltraScale+ based BERT
1
star