• Stars
    star
    2
  • Language SystemVerilog
  • License
    BSD 3-Clause "New...
  • Created about 5 years ago
  • Updated about 5 years ago

Reviews

There are no reviews yet. Be the first to send feedback to the community and the maintainers!

Repository Details

Point to point layer-2 VPN using SSP21 to transport Ethernet frames

More Repositories

1

pcb-checklist

Sign-off review checklist for PCB designs
595
star
2

openfpga

Open FPGA tools
C++
257
star
3

starshipraider

Open hardware test equipment
SystemVerilog
143
star
4

antikernel

The Antikernel operating system project
Verilog
113
star
5

antikernel-ipcores

FPGA IP cores for the Antikernel OS, intended to be included as a submodule in SoC integrations
SystemVerilog
55
star
6

scopehal-cmake

CMake build wrapper for scopehal and scopehal-apps
47
star
7

jtaghal

JTAG Hardware Abstraction Library
C++
36
star
8

voltage-divider-calculator

Tool for selecting voltage divider components given constraints and a list of available resistors
C++
31
star
9

staticnet

C++ TCP/IP and SSH stack with bounded run time and no dynamic memory allocations
C++
29
star
10

reworkctf

KiCad Layout
27
star
11

latentpacket

The LATENTPACKET network infrastructure platform
C++
26
star
12

microkvs

Tiny key-value store for persisting configuration data on microcontrollers
C++
17
star
13

protohdl

Streaming FPGA/ASIC code generator for Google Protocol Buffers.
Verilog
16
star
14

kicad-libraries

My KiCAD libraries
15
star
15

sata-sniffer

SATA sniffing
SystemVerilog
12
star
16

stm32-cpp

Permissively licensed C++ peripheral library for STM32 microcontrollers
C++
11
star
17

integralstick

STM32F7 + Artix-7 SoM
C
11
star
18

embedded-cli

Command-line interface library for embedded systems
C++
10
star
19

misc-devboards

Miscellaneous prototype hardware that wasn't major enough to warrant a dedicated repo
C++
10
star
20

netlist-tools

Automated analysis tools for turning gate-level netlists from FPGA bitstreams, machine vision tools, etc into high-level RTL netlists.
10
star
21

freesample

High performance sampling oscilloscope based on INTEGRALSTICK
Python
8
star
22

sky130-validation

Silicon validation projects for SKY130 stuff
C++
8
star
23

electronics-training

Training materials for classes etc
C++
7
star
24

splash-build-system

Parallel build system for multi-language / multi-architecture embedded projects
C++
7
star
25

jtaghal-apps

Client and server applications for libjtaghal
C++
5
star
26

tacopot

Taco Honeypot
C++
4
star
27

openfpga-buildbot-config

Python
4
star
28

superzircon

Microscope camera / control software
3
star
29

jtaghal-cmake

CMake build wrappers for azonenberg/jtaghal and azonenberg/jtaghal-apps
CMake
3
star
30

antikernel-bsps

Board support files for Antikernel
3
star
31

triggercrossbar

Rack mountable crossbar matrix for T&M trigger in/out signals, allowing dynamic reconfiguration of an experiment without recabling
C++
3
star
32

soldering-talks

Teaching material related to soldering
TeX
3
star
33

staticnet-demos

Demo applications for staticnet
C++
3
star
34

embedded-utils

Helper classes originally from stm32-cpp but not STM32 specific so forked out
C++
3
star
35

common-embedded-platform

Base software platform for all of my embedded projects
C++
3
star
36

ethernet-tap

Active tap for baseT Ethernet
C++
2
star
37

failure-analysis

Failure analysis reports for OSH projects
TeX
2
star
38

maintenance-tracker

Equipment / facilities maintenance tracking tool
2
star
39

microwave-tests

RF/microwave test boards that didn't fit anywhere else
2
star
40

clock-distribution

Antikernel Labs clock distribution system
2
star
41

common-ibc

48-12V 72W intermediate bus converter common to all of my larger FPGA projects
C++
2
star
42

parody-lyrics

1
star
43

coding-policy

Coding policy for all of my projects
1
star
44

tissuegun-v2

Improving on my childhood Lego projectile launchers
1
star
45

creakyladder

Modern FPGA-based industrial controller platform with no ladder logic or legacy PLC nonsense
1
star
46

sonnet-techfiles

Technology files for Sonnet simulations
1
star
47

cell-devboard-re

Board level RE of an unidentified Kintex UltraScale+ based cellular infrastructure board
1
star
48

grover

Artix/Kintex UltraScale+ based BERT
1
star