ataradov/riscv ataradov/riscv

  • Stars
    star
    92
  • Rank 362,966 (Top 8 %)
  • Language Verilog
  • License
    BSD 3-Clause "New...
  • Created almost 7 years ago
  • Updated about 6 years ago
Twitter logo Share LinkedIn logo Share Facebook logo Share
ataradov/riscv
github

ataradov

Reviews

There are no reviews yet. Be the first to send feedback to the community and the maintainers!

Repository Details

Verilog implementation of a RISC-V core

More Repositories

1

usb-sniffer

Low-cost LS/FS/HS USB sniffer with Wireshark interface
C
697
star
2

mcu-starter-projects

Simple starter projects for bare-metal MCU development
C
271
star
3

edbg

Simple utility for programming MCUs and FPGAs though CMSIS-DAP protocol. Works on Linux, MAC and Windows.
C
264
star
4

free-dap

Free and open implementation of the CMSIS-DAP debugger firmware
C
214
star
5

usb-sniffer-lite

A simple USB sniffer based on Raspberry Pi RP2040
C
213
star
6

open-5012h

Open Source Firmware for the FNIRSI-5012H Oscilloscope
C
121
star
7

embedded-swd

Embedded implementation of the SWD interface
C
57
star
8

alarm-me

Simple Android reminder application
Java
54
star
9

dgw

USB HID Data Gateway
C
50
star
10

embedded

All the embedded stuff
C
22
star
11

vcp

A collection of Virtual COM-Port implementations
C
22
star
12

bootloaders

Collections of bootloaders of all sorts
C
12
star
13

netsim

Wireless Network Simulator
C
11
star
14

tools

A simple utility to generate Altera MIF (Memory Initialization File) files from the binary files
C
9
star
15

breakout-boards

Random collection of breakout boards
TeX
8
star
16

logic

Programmable logic probe
Eagle
6
star
17

siggen

100+ MHz signal generator and frequency counter based on Atmel SAM D11
C
5
star
18

max10_bb

Altera MAX 10 Breakout Board
Verilog
4
star
19

badtray

Simple self-hosted server to receive files from remote systems
Python
2
star