There are no reviews yet. Be the first to send feedback to the community and the maintainers!
Repository Details
A Pseudo-Random Noise Sequence Generator VHDL implementation to synthesize on a Zync FPGA for the Digital Systems Design course of University of Pisa, 2019.