andreili/RISC-V-core andreili/RISC-V-core

  • This repository has been archived on 16/Mar/2023
  • Stars
    star
    4
  • Rank 3,304,323 (Top 66 %)
  • Language SystemVerilog
  • License
    MIT License
  • Created about 2 years ago
  • Updated almost 2 years ago
Twitter logo Share LinkedIn logo Share Facebook logo Share
andreili/RISC-V-core
github

andreili

Reviews

There are no reviews yet. Be the first to send feedback to the community and the maintainers!

Repository Details

My implementation of a RISC-V architecture

More Repositories

1

STM32-PLC

The project is open source and open hardware, the purpose of which is to create a PLC based on STM32 MCU's.
C
53
star
2

steam_libs

Steam libraries
21
star
3

FlexRV32

The second implementation of RISC-V architecture, step-by-step.
SystemVerilog
9
star
4

STM32FX_FM

Implementation of the HAL framework from ST in C ++, for the GCC compiler
C
6
star
5

cotopha_decompiler

C++
5
star
6

EBookJapan

Граббинг книг, продаваемых на http://www.ebookjapan.jp/ebj/
Pascal
4
star
7

School-Days

C
4
star
8

Eushully-Editor

Просмотр и редактирование содержимого игр компании Eushully.
C++
4
star
9

USB-Keyboard

Adapter for connect a USB keyboards and mouse to retro PC
C
4
star
10

yosuga_no_sora_source

Batchfile
2
star
11

Steam-dev

2
star
12

ATF-Prog

Programmet for IC's GAL series (GAL, ATF)
C
2
star
13

VideoCapFPGA

Viado Capture device, PL part.
Verilog
1
star
14

Siemens_libs

Libraries for working with Siemens equipment (PLC, HMI panels)
C++
1
star
15

pkg_mngr

Package manager for LinuxFromScratch-based systems. The functioning is similar to emerge (Gentoo), with significant changes based on LFS/BLFS books.
C++
1
star