• Stars
    star
    3
  • Rank 3,963,521 (Top 79 %)
  • Language VHDL
  • Created almost 7 years ago
  • Updated almost 7 years ago

Reviews

There are no reviews yet. Be the first to send feedback to the community and the maintainers!

Repository Details

Computer Aided Digital System Design (FPGA) Course Final project

More Repositories

1

SAYEH

SAYEH cpu-memory basic computer
VHDL
12
star
2

BS-thesis

Design and implementation goods information system of stores and warehouses
TeX
9
star
3

SAYEH-Compiler

C compiler
Java
8
star
4

SAYEH-Cache

implementing SAYEH cache using VHDL
VHDL
7
star
5

CADSD-homeworks

Solutions of Computer Aided Digital System Design (FPGA) Course Homeworks
VHDL
5
star
6

gaussians-streaming-data

Implementation of "Learning Mixture of Gaussians with Streaming Data" paper
5
star
7

stackoverflow

simple stackoverflow website by laravel
PHP
5
star
8

mrf-segmentation-denoising

Probabilistic Graphical Models final project
Jupyter Notebook
4
star
9

vuejs-learning

HTML
3
star
10

ai-classical-search-algorithms

Python
3
star
11

ai-local-search-algorithms

Python
3
star
12

laravel-blog

simple blog
PHP
2
star
13

one-time-data

Data that you may need once in your lifetime!
2
star
14

signal-and-systems-project

Final project of Signal and Systems Course
MATLAB
2
star
15

vivado-zero-to-hundred

video Tool Command Language (TCL) from creating a project to generate its bitstream
Tcl
2
star
16

dare-house

BS thesis: intelligent warehouse management system
Python
2
star
17

http-dns-proxy

Python
2
star
18

traffic-light-logic

Implementation of traffic light logic as Logic Design course final project
Verilog
1
star
19

CountingSort

Multi thread and multi process implementation of Counting sort for Operating Systems course
C++
1
star
20

railway-database

Principles of Database Design final project
1
star
21

dice-game

Project of Internet Engineering course by PHP (Laravel) and Vue js (Nuxt js)
PHP
1
star
22

16bit_adder

Implementation of 16 bits carry look ahead and ripple carry adders
Verilog
1
star