ain1084/dual_clock_buffer ain1084/dual_clock_buffer

  • Stars
    star
    1
  • Language Verilog
  • License
    The Unlicense
  • Created almost 4 years ago
  • Updated about 3 years ago
Twitter logo Share LinkedIn logo Share Facebook logo Share
ain1084/dual_clock_buffer
github

ain1084

Reviews

There are no reviews yet. Be the first to send feedback to the community and the maintainers!

Repository Details

Dual clock buffer for modules connected by valid-ready protocol

More Repositories

1

pyPSG

The pyPSG is PSG (Programmable sound generator. aka. AY-3-8910) simplified emulator implement by python.
Python
5
star
2

nxlib

NxLib 2D graphic library for Win32
C++
4
star
3

serial_audio_decoder

Serial audio data (I2S or Left justified) decoder
Verilog
4
star
4

spdif_frame_encoder

S/PDIF frame encoder.
Verilog
3
star
5

audio-worklet-stream

A comprehensive library for managing audio output stream processing using AudioWorklet in modern web applications. It supports manual, timer-based, and worker-based buffer writing strategies for real-time audio processing.
TypeScript
2
star
6

machxo2_serial_to_spdif_transmitter

Serial (LPCM) to S/PDIF transmitter. Using MachXO2 (1200HC QFN32).
TeX
2
star
7

audio_echo_effect

Simple echo effect implementation with digital audio processing.
Verilog
2
star
8

direct_ring_buffer

A high-performance, lock-free ring buffer for single-producer, single-consumer scenarios.
Rust
1
star
9

serial_audio_encoder

Serial audio encoder
Verilog
1
star