agra-uni-bremen/microrv32 agra-uni-bremen/microrv32

  • Stars
    star
    38
  • Rank 706,870 (Top 14 %)
  • Language
    Scala
  • License
    MIT License
  • Created over 3 years ago
  • Updated 6 months ago
Twitter logo Share LinkedIn logo Share Facebook logo Share
agra-uni-bremen/microrv32
github

agra-uni-bremen

Reviews

There are no reviews yet. Be the first to send feedback to the community and the maintainers!

Repository Details

SpinalHDL based, FPGA Suitable RTL Implementation of RISC-V RV32. Aligned with RISC-V Virtual Prototype

More Repositories

1

metaSMT

C++
48
star
2

crave

Constrained random stimuli generation for C++ and SystemC
C++
47
star
3

BinSym

Symbolic execution for RISC-V machine code based on the formal LibRISCV ISA model
Haskell
32
star
4

symex-vp

A concolic testing engine for RISC-V embedded software with support for SystemC peripherals
C++
18
star
5

crave-bundle

Constrained random stimuli generation for C++ and SystemC
Shell
11
star
6

libriscv

Extensible implementation of the RISC-V ISA based on FreeMonads
Haskell
8
star
7

dependencies

Shell
6
star
8

virtual-breadboard

Virtual Breadboard / PCB simulation for Prototyping and Educational Purposes
C++
6
star
9

symex_processor_verification

C++
5
star
10

opt-vp

Virtual Prototype for identifying Application Specific Hardware Optimization candidates
C++
4
star
11

SymSysC

Symbolic Execution of SystemC TLM Peripherals
C++
3
star
12

BioViz

Java
3
star
13

sifive-hifive1

This Repo contains documentation to the HiFive1 Board along with some example programs.
C
3
star
14

verilog2GEXF

JAVA based verilog to Graph Exchange XML Format translator
Java
2
star
15

lips

Eclipse based IDE that focuses on natural language processing tasks
Java
2
star
16

opt-seq

An algorithm to merge RISC-V instruction sequences
C++
2
star
17

clover

A library for concolic execution of RV32 instruction set simulators
C++
1
star
18

vp-integration-tests

Tests for peripherals and other utilities of the riscv-vp
C
1
star
19

formal-iss

Generate an ISS for riscv-vp from a formal LibRISCV ISA model
Haskell
1
star
20

sisl

Scheme-based Input Specification language for Concolic Testing
Scheme
1
star
21

sisl-vp

Enhanced version of SymEx-VP with support for SISL, a input specification language for concolic testing
C++
1
star
22

revvis

An interactive visualization engine for reversible circuits
Java
1
star