adki/RTL-Design-For-FPGA adki/RTL-Design-For-FPGA

  • Stars
    star
    26
  • Rank 925,585 (Top 19 %)
  • Language VHDL
  • Created about 4 years ago
  • Updated about 4 years ago
Twitter logo Share LinkedIn logo Share Facebook logo Share
adki/RTL-Design-For-FPGA
github

adki

Reviews

There are no reviews yet. Be the first to send feedback to the community and the maintainers!

Repository Details

Engineering Program on RTL Design for FPGA Accelerator

More Repositories

1

AMBA_AXI_AHB_APB

AMBA bus lecture material
Verilog
361
star
2

gen_amba_2021

AMBA bus generator including AXI4, AXI3, AHB, and APB
C
165
star
3

gen_amba

AMBA bus generator including AXI, AHB, and APB
C
87
star
4

DPI_Tutorial

SystemVerilog Direct Programming Interface (DPI) Tutorial
C
42
star
5

cosim_bfm_library

HW-SW Co-Simulation Library for AMBA AXI BFM using DPI/VPI
C
28
star
6

Deep_Learning_Blocks

DLB (Deep Learning Blocks) as a part of DPU (Deep Learning Processing Unit) is a collection of synthesizable Verilog modules for deep learning inference network.
C
12
star
7

DeepLearningOnFpga-202006

Lecture Material on Deep Learning Inference using FPGA
C
11
star
8

network_vpi_lib

Network VPI Library is a collection of VPI (Verilog Programming Interface) tasks that handles network packets, which include Ethernet, IP, UDP, TCP and PTPv2.
C
7
star
9

DLR_Projects

Deep learning projects using DLR (Deep Learning Routines)
C
7
star
10

BmpHandleVerilog

BMP file handling Verilog tasks
Verilog
6
star
11

HiPi-Bus_shared_bus_protocol

The HiPi+Bus (ν•˜μ΄νŒŒμ΄ν”ŒλŸ¬μŠ€λ²„μŠ€) is a shared bus with pipelined protocol supporting multi-cache coherency.
TeX
4
star
12

RACE_protocol

RACE Protocol: Remote Access Cache Coherency Enforcement Protocol
4
star
13

BmpHandle

BMP file handling API
C
3
star
14

DeepLearningOnRaspberryPi-201908

Lecture Material on Deep Learning using Raspberry Pi 201908
Python
1
star
15

DeepLearningOnRaspberryPi-20200630

Lecture material on June 30, 2020
C
1
star