• Stars
    star
    1
  • Language
  • License
    GNU Affero Genera...
  • Created about 3 years ago
  • Updated almost 3 years ago

Reviews

There are no reviews yet. Be the first to send feedback to the community and the maintainers!

Repository Details

这是一个基于STM32H750VBT6的核心板开源项目,它通过兼容M.2 Key-B外形的金手指与载板进行连接。 This is an open source core board project based on STM32H750VBT6 it can be connected to the carrier board through the M.2 Key-B typed gold fingers.

More Repositories

1

miniFOC

你还在为有刷电机的高噪声、低响应速度和低寿命而烦恼吗?这个项目是一个20块钱就能搞定的FOC无刷电机控制方案!This project is a FOC (Field Oriented Control) BLDC Motor control scheme that can be done for 3$!
C++
737
star
2

MM32_CLion

本项目是全国大学生智能车竞赛GDUT 2022年极速越野组的项目文件。采用了LQR控制器和多速率卡尔曼融合算法,并在单片机上实现。This project is the project document for the GDUT 2022 Extreme Off-Road Category of the National Student Intelligent Vehicle Competition.
C
52
star
3

CDTP

数据链路层协议,只需要提供单字节的收发函数就可以移植这些协议。Data link layer protocols can be transplanted by providing a single byte transceiver function.
C
23
star
4

CH32V307

CH32V307的CLion开发环境。包含了一个移植好的FreeRTOS及FATFS例程和Hardfault自动追踪分析程序。CLion development environment for CH32V307. A ported FreeRTOS routine is included as well as a simple Hardfault tracer.
C
16
star
5

Geek_Appraisal

本仓库为广东工业大学集电GEEK俱乐部考核仓库。下面将描述每个任务的要求以及相关的学习资料。请同学们认真阅读本文件并学习相关资料。有关信息的更新或更正将在本README文件中完成。
C
10
star
6

priRV32

这是我设计的第一个RV32内核,这个内核只打算实现RV32I指令集架构,对标8051及ARM Cortex-M0内核。This is the first RV32 core I designed. This core only intends to implement the RV32I instruction set architecture, which is aimed at the 8051 and ARM Cortex-M0 cores.
Verilog
7
star
7

allwinner_v3s

本仓库储存了全志V3s芯片的开发板相关资料。仓库中包含了开发板原理图、PCB和制造文件以及相对应的u-boot、Linux Kernel、Buildroot的构建脚本。This repository stores development board related information for Allwinner V3s chips.
6
star
8

miniFOC_Firmware

6
star
9

Si-Series

Si系列是【老朱】在高二的时候为【智能信息社】设计的一个开发板系列,其中Si-α基于STC12C5A60S2,Si-β基于STM32F103ZET6,分别用于51单片机和STM32的学习及开发。同学们可以用这套开发板进行简单的工业控制以及视觉的开发。
C
5
star
10

RM2019-Group8

RM2019高中生夏令营第八组嵌入底层框架
C
3
star
11

EDA_Challenge

本项目实现的是具有VCD文件信号信息统计的工具,并对其大文件解析和信号统计速度进行优化。This project implements a tool with VCD file signal information statistics, and optimizes its large file parsing and signal statistics speed.
C++
3
star
12

Qt-CI-Template

C++
1
star
13

RM_Souvenir

本仓库储存的是RM纪念品的二次开发代码。 This repository stores the secondary development code for the RM souvenir.
C
1
star
14

2019-nCov-Simulator

To simulate the infect speed of 2019-nCov. 用Qt做的一个基于概率的新冠病毒传染演示软件。
Makefile
1
star
15

ZhuYanzhen1

1
star