YosysHQ/sby

Stars
403
Rank 107,140 (Top 3 %)
Language
Python
License
Other
Created almost 8 years ago
Updated about 1 month ago

YosysHQ/sby

YosysHQ

There are no reviews yet. Be the first to send feedback to the community and the maintainers!

SymbiYosys (sby) -- Front-end for Yosys-based formal verification flows

SymbiYosys (sby) is a front-end driver program for Yosys-based formal hardware verification flows. See https://yosyshq.readthedocs.io/projects/sby/ for documentation on how to use SymbiYosys.

SymbiYosys (sby) itself is licensed under the ISC license, note that the solvers and other components used by SymbiYosys come with their own license terms. There is some more details in the "Selecting the right engine" section of the documentation.

SymbiYosys (sby) is part of the Tabby CAD Suite and the OSS CAD Suite! The easiest way to use sby is to install the binary software suite, which contains all required dependencies, including all supported solvers.

Contact YosysHQ for a Tabby CAD Suite Evaluation License and download link
OR go to https://github.com/YosysHQ/oss-cad-suite-build/releases to download the free OSS CAD Suite
Follow the Install Instructions on GitHub

Make sure to get a Tabby CAD Suite Evaluation License for extensive SystemVerilog Assertion (SVA) support, as well as industry-grade SystemVerilog and VHDL parsers!

For more information about the difference between Tabby CAD Suite and the OSS CAD Suite, please visit https://www.yosyshq.com/tabby-cad-datasheet.

yosys

Yosys Open SYnthesis Suite

picorv32

PicoRV32 - A Size-Optimized RISC-V CPU

nextpnr

nextpnr portable FPGA place and route tool

icestorm

Project IceStorm - Lattice iCE40 FPGAs Bitstream Documentation (Reverse Engineered)

oss-cad-suite-build

Multi-platform nightly builds of open source digital design and verification tools

apicula

Project Apicula 🐝: bitstream documentation for Gowin FPGAs

arachne-pnr

Place and route tool for FPGAs

prjtrellis

Documenting the Lattice ECP5 bit-stream format.

fpga-toolchain

Multi-platform nightly builds of open source FPGA tools

riscv-formal

RISC-V Formal Verification Framework

mcy

Mutation Cover with Yosys (MCY)

nerv

Naive Educational RISC V processor

yosys-bigsim

A collection of big designs to run post-synthesis simulations with yosys

VlogHammer

A Verilog Synthesis Regression Test

eqy

Equivalence checking with Yosys

padring

A padring generator for ASICs

yosys-bench

Benchmarks for Yosys development

yosys-plugins

yosys-tests

Collection of test cases for Yosys

sby-gui

GUI for SymbiYosys

setup-oss-cad-suite

Set up your GitHub Actions workflow with a OSS CAD Suite

prjtrellis-db

Project Trellis database

nextpnr-bench

Benchmarks for nextpnr

Jupyter Notebook

Sublime-Yosys

Yosys syntax highlighter for the Sublime Text 3 editor

yosyshq.github.io

www.yosyshq.net

mau

Modular Application Utilities

nextpnr-tests

yosys-oldtests

Various larger test cases for yosys

yosys-web

pyosys-tests

yosys-manual-build