• Stars
    star
    313
  • Rank 130,895 (Top 3 %)
  • Language
    C++
  • License
    Other
  • Created about 7 years ago
  • Updated about 4 years ago

Reviews

There are no reviews yet. Be the first to send feedback to the community and the maintainers!

Repository Details

xfOpenCV has been superseded by the Vitis tool suite compatible Vitis Vision Library

Please switch to that project as this repository will not be updated going forward.

Xilinx xfOpenCV Library

The xfOpenCV library is a set of 60+ kernels, optimized for Xilinx FPGAs and SoCs, based on the OpenCV computer vision library. The kernels in the xfOpenCV library are optimized and supported in the Xilinx SDx Tool Suite.

DESIGN FILE HIERARCHY

The library is organized into the following folders -

Folder Name Contents
examples Examples that evaluate the xfOpenCV kernels, and demonstrate the kernels' use model in SDSoC flow
examples_sdaccel 24 examples that evaluate the xfOpenCV kernels, and demonstrate the kernels' use model in SDAccel flow. These examples serve as reference on how to use all other supported xfOpenCV kernels in SDAccel
include The relevant headers necessary to use the xfOpenCV kernels
HLS_Use_model Examples that evaluate the xfOpenCV kernels, and demonstrate the kernels' use model in Standalone Vivado HLS tool

The organization of contents in each folder is described in the readmes of the respective folders.

For more information on the xfOpenCV libraries and their use models, please refer to the Xilinx OpenCV User Guide.

HOW TO DOWNLOAD THE REPOSITORY

To get a local copy of the repository, clone this repository to the local system with the following command:

git clone https://github.com/Xilinx/xfopencv xfopencv

Where 'xfopencv' is the name of the directory where the repository will be stored on the local system.This command needs to be executed only once to retrieve the latest version of the xfOpenCV library. The only required software is a local installation of git.

HARDWARE and SOFTWARE REQUIREMENTS

The xfOpenCV library is designed to work with Zynq, Zynq Ultrascale+, and Alveo FPGAs. The library has been verified on zcu102, zcu104 and U200 boards.

SDx 2019.1 Development Environment is required to work with the library.

SDSoC Flow:

zcu102 base or zcu102 reVISION-min platform is required to run the library on zcu102 board. Similarly, zcu104 base or zcu104 reVISION platform is needed to run on zcu104 board. Base platforms are available within the SDx tool and reVISION platform(s) can be downloaded from here: reVISION Platform (link yet to be updated)

SDAccel Flow:

U200 platform, available in the SDx tool, is required to build and run the library functions on U200 PCIe board.

OTHER INFORMATION

Full User Guide for xfOpenCV and using OpenCV on Xilinx devices Check here: Xilinx OpenCV User Guide

For information on getting started with the reVISION stack check here: reVISION Getting Started Guide

For more information about SDSoC check here: SDSoC User Guide

For more information about SDAccel check here: SDAccel User Guide

SUPPORT

For questions and to get help on this project or your own projects, visit the SDSoC Forums.

LICENSE AND CONTRIBUTING TO THE REPOSITORY

The source for this project is licensed under the 3-Clause BSD License

To contribute to this project, follow the guidelines in the Repository Contribution README

ACKNOWLEDGEMENTS

This library is written by developers at

REVISION HISTORY

Date Readme Version Release Notes
June2017 1.0 Initial Xilinx release
-Windows OS support is in Beta.
September2017 2.0 2017.2 Xilinx release
December2017 3.0 2017.4 Xilinx release
June2018 4.0 2018.2 Xilinx release
December2018 5.0 2018.3 Xilinx release
June2019 6.0 2019.1 Xilinx release

Changelog:

  1. Added new functions:

    • Bounding Box

    • Crop

  2. xfOpenCV library now supports color image processing. All the functions that have multi-channel support in OpenCV, their available counterparts in xfOpencv also do. (except convertTo)

  3. 2019.1 code base is not backward-compatible, i.e, all the functions in the library have to be built with 2019.1 SDx tools only. None of the functions in this release can be used with any of the previous versions of SDx.

  4. Increased the number of SDAccel examples to 24, provided in examples_sdaccel directory. For more details, refer "Getting Started with SDAccel" chapter in UG1233.

  5. Added 51 new conversions in cvtColor function.

  6. Merged HLS Use model document into UG1233 as one of the chapters.

  7. Fixed the issue in HLS use model, that throws segmentation fault in C-sim and Co-sim with large size image inputs.

  8. Renamed Scale function to ConvertScaleAbs to match OpenCV.

  9. Moved Kalman filter, Dense Optical Flow and Non-Pyramidal Optical flow hpp files to include/video folder.

  10. The datatype of xf::Mat Class pointer member 'data' , which earlier used to be always inferred as HLS arbitrary precision type, has been modified to be inferred as a Structure or a HLS arbitrary precision type based on the stage of the build.

  11. Introduced read, write, read_float and write_float member functions to facilitate data access of xf::Mat objects.

  12. WarpAffine and WarpPerspective functions have been deprecated. Warptransform serves the purpose of both.

  13. Extended Kalman filter feature added into Kalman filter function. Extra template parameter added in API.

  14. 8 pixel parallelism support added in Bilateral filter function.

  15. Added latency calculation logic around OpenCV/reference function calls in the testbench files under examples directory.

  16. Updated the format of SDSoC Makefiles.

  17. All the Makefiles in SDSoC examples, by default, now will build for 75MHz and point to zcu102 base platform instead of reVISION platform. For more details, refer "Building a Project Using the Example Makefiles on Linux" section of UG1233.

  18. Minor bug fixes.

Known Issues:

  1. Windows OS has path length limitations, kernel names must be smaller than 25 characters.

  2. The following functions will have increased latency in URAM configurations, because of a known issue in Vivado HLS synthesis:

    • Warptransform (PERSPECTIVE_BILINEAR_NPPC1, PERSPECTIVE_BILINEAR_RGB_NPPC1, AFFINE_BILINEAR_RGB_NPPC1 and AFFINE_BILINEAR_NPPC1 configurations)

    • Remap

    • Stereo Pipeline

    • Corner tracker

    • Dense Pyramidal optical flow

    • Kalman filter

More Repositories

1

PYNQ

Python Productivity for ZYNQ
Jupyter Notebook
1,894
star
2

Vitis-AI

Vitis AI is Xilinx’s development stack for AI inference on Xilinx hardware platforms, including both edge devices and Alveo cards.
Python
1,400
star
3

linux-xlnx

The official Linux kernel from Xilinx
C
1,205
star
4

brevitas

Brevitas: neural network quantization in PyTorch
Python
1,107
star
5

Vitis-Tutorials

Vitis In-Depth Tutorials
C
891
star
6

Vitis_Libraries

Vitis Libraries
C++
818
star
7

embeddedsw

Xilinx Embedded Software (embeddedsw) Development
HTML
766
star
8

finn

Dataflow compiler for QNN inference on FPGAs
Python
679
star
9

BNN-PYNQ

Quantized Neural Networks (QNNs) on PYNQ
Jupyter Notebook
652
star
10

u-boot-xlnx

The official Xilinx u-boot repository
C
531
star
11

XRT

Run Time for AIE and FPGA based platforms
C++
529
star
12

Vitis_Accel_Examples

Vitis_Accel_Examples
Makefile
467
star
13

Vitis-HLS-Introductory-Examples

C++
420
star
14

dma_ip_drivers

Xilinx QDMA IP Drivers
C
400
star
15

HLS

Vitis HLS LLVM source code and examples
375
star
16

Vitis-AI-Tutorials

354
star
17

PYNQ_Workshop

Jupyter Notebook
354
star
18

SDAccel_Examples

SDAccel Examples
C++
350
star
19

ml-suite

Getting Started with Xilinx ML Suite
Jupyter Notebook
334
star
20

CHaiDNN

HLS based Deep Neural Network Accelerator Library for Xilinx Ultrascale+ MPSoCs
C++
315
star
21

XilinxTclStore

Xilinx Tcl Store
Tcl
310
star
22

mlir-aie

An MLIR-based toolchain for AMD AI Engine-enabled devices.
MLIR
257
star
23

RapidWright

Build Customized FPGA Implementations for Vivado
Java
248
star
24

QNN-MO-PYNQ

Jupyter Notebook
234
star
25

XilinxBoardStore

Python
224
star
26

libsystemctlm-soc

SystemC/TLM-2.0 Co-simulation framework
Verilog
200
star
27

qemu

Xilinx's fork of Quick EMUlator (QEMU) with improved support and modelling for the Xilinx platforms.
C
200
star
28

DPU-PYNQ

DPU on PYNQ
Tcl
189
star
29

device-tree-xlnx

Linux device tree generator for the Xilinx SDK (Vivado > 2014.1)
Tcl
181
star
30

PYNQ-ComputerVision

Computer Vision Overlays on Pynq
Jupyter Notebook
173
star
31

XilinxVirtualCable

Xilinx Virtual Cable (XVC) is a TCP/IP-based protocol that acts like a JTAG cable and provides a means to access and debug your FPGA or SoC design without using a physical cable.
C
172
star
32

finn-hlslib

Vitis HLS Library for FINN
C++
168
star
33

graffitist

Graph Transforms to Quantize and Retrain Deep Neural Nets in TensorFlow
Python
168
star
34

open-nic

AMD OpenNIC Project Overview
Shell
166
star
35

finn-examples

Dataflow QNN inference accelerator examples on FPGAs
Jupyter Notebook
163
star
36

SDSoC-Tutorials

SDSoCâ„¢ (Software-Defined System-On-Chip) Environment Tutorials
C++
142
star
37

xilinx-tiny-cnn

C++
140
star
38

FPGA_as_a_Service

Go
136
star
39

xup_vitis_network_example

VNx: Vitis Network Examples
Jupyter Notebook
124
star
40

meta-xilinx

Collection of Yocto Project layers to enable AMD Xilinx products
C
123
star
41

Vitis-In-Depth-Tutorial

C++
113
star
42

systemctlm-cosim-demo

QEMU libsystemctlm-soc co-simulation demos.
C++
106
star
43

Vitis_Embedded_Platform_Source

Tcl
105
star
44

SDAccel-Tutorials

SDAccel Development Environment Tutorials
C++
101
star
45

nanotube

LLVM
101
star
46

RFNoC-HLS-NeuralNet

CMake
92
star
47

Embedded-Design-Tutorials

91
star
48

PYNQ-DL

Xilinx Deep Learning IP
VHDL
91
star
49

PYNQ-HelloWorld

This repository contains a "Hello World" introduction application to the Xilinx PYNQ framework.
Jupyter Notebook
90
star
50

LSTM-PYNQ

C++
86
star
51

Vivado-Design-Tutorials

Tcl
83
star
52

SDSoC_Examples

C++
82
star
53

Kria-PYNQ

PYNQ support and examples for Kria SOMs
Jupyter Notebook
82
star
54

meta-petalinux

meta-petalinux distro layer supporting Xilinx Tools
BitBake
82
star
55

kria-vitis-platforms

Kria KV260 Vitis platforms and overlays
SystemVerilog
81
star
56

IIoT-EDDP

The repository contains the design database and documentation for Electric Drives Demonstration Platform
VHDL
79
star
57

logicnets

Python
78
star
58

AI-Model-Zoo

75
star
59

RecoNIC

RecoNIC is a software/hardware shell used to enable network-attached processing within an RDMA-featured SmartNIC for scale-out computing.
SystemVerilog
75
star
60

ACCL

Alveo Collective Communication Library: MPI-like communication operations for Xilinx Alveo accelerators
C++
75
star
61

open-nic-shell

AMD OpenNIC Shell includes the HDL source files
SystemVerilog
70
star
62

mlir-air

C++
70
star
63

Applications

C
67
star
64

llvm-aie

Fork of LLVM to support AMD AIEngine processors
LLVM
66
star
65

XilinxUnisimLibrary

Xilinx Unisim Library in Verilog
Verilog
64
star
66

PYNQ_Composable_Pipeline

PYNQ Composabe Overlays
Tcl
61
star
67

gemx

Matrix Operation Library for FPGA https://xilinx.github.io/gemx/
C++
56
star
68

PYNQ_RFSOC_Workshop

Open-sourcing the PYNQ & RFSoC workshop materials
Jupyter Notebook
55
star
69

merlin-compiler

C++
52
star
70

meta-xilinx-tools

Yocto Project layer enables AMD Xilinx tools related metadata for MicroBlaze, Zynq, ZynqMP and Versal devices.
BitBake
50
star
71

RFSoC-PYNQ

Python productivity for RFSoC platforms
Jupyter Notebook
49
star
72

ResNet50-PYNQ

Quantized ResNet50 Dataflow Acceleration on Alveo, with PYNQ
C++
48
star
73

Alveo-PYNQ

Introductory examples for using PYNQ with Alveo
Jupyter Notebook
47
star
74

xup_compute_acceleration

Hands-on experience using the Vitis unified software platform with Xilinx FPGA hardware
C++
46
star
75

xup_high_level_synthesis_design_flow

AMD Xilinx University Program HLS tutorial
C
46
star
76

Vitis_Model_Composer

Vitis Model Composer Examples and Tutorials
C++
46
star
77

Vitis-AWS-F1-Developer-Labs

C++
44
star
78

PYNQ_Bootcamp

PYNQ Bootcamp 2019-2022 teaching materials.
Jupyter Notebook
44
star
79

PYNQ-Networking

Networking Overlay on PYNQ
Tcl
44
star
80

KRS

The Kria Robotics Stack (KRS) is a ROS 2 superset for industry, an integrated set of robot libraries and utilities to accelerate the development, maintenance and commercialization of industrial-grade robotic solutions while using adaptive computing.
HTML
43
star
81

Get_Moving_With_Alveo

For publishing the source for UG1352 "Get Moving with Alveo"
C++
42
star
82

blockchainacceleration

Tcl
42
star
83

HLS_packet_processing

C++
41
star
84

HLS_arbitrary_Precision_Types

C++
40
star
85

DSRL

40
star
86

inference-server

C++
40
star
87

Xilinx_Kria_KV260_Workshop

39
star
88

chipscopy

ChipScoPy (ChipScope Python API) is an open source Python API to the various ChipScope services provided by the TCF-based (Target Communication Framework) ChipScope Server (cs_server).
Jupyter Notebook
38
star
89

VVAS

Vitis Video Analytics SDK
C
37
star
90

vcu-ctrl-sw

C
36
star
91

XilinxCEDStore

This store contains Configurable Example Designs.
Tcl
36
star
92

pyxir

Python
36
star
93

pytorch-ocr

Python
35
star
94

DSP-PYNQ

A PYNQ overlay demonstrating Pythonic DSP running on Zynq UltraScale+
Tcl
35
star
95

xup_aie_training

Hands-on experience programming AI Engines using Vitis Unified Software Platform
Jupyter Notebook
34
star
96

open-nic-driver

AMD OpenNIC driver includes the Linux kernel driver
C
33
star
97

pcie-model

PCI Express controller model
C
32
star
98

qemu-devicetrees

Device trees used by QEMU to describe the hardware
Makefile
32
star
99

bootgen

bootgen source code
C++
31
star
100

hdmi-modules

Xilinx Soft-IP HDMI Rx/Tx core Linux drivers
C
30
star