Top Rating
- Top Contributors
  Discover the Top Open Source contributors by country or by language
- Interviews
  Discover real stories from Open Source developers
Discover

Discover your Favorite Language
Discover the top trending repositories and projects on Github. Explore the latest trends in your preferred languages.

Elixir

Ruby

Lua

R

Erlang

CoffeeScript

PowerShell

Nix

More Languages
Awesome

Awesome repositories
Discover the most awesome repositories and projects of your favorite languages. Inspired by the Awesome-* lists trend in GitHub.

Racket

Clojure

Go

C#

Ada

Rust

Nix

Kotlin

More Languages
By Country

Rankings by Country
Discover the community of talented open source contributors in each country.

🇵🇰 Pakistan

🇨🇦 Canada

🇲🇹 Malta

🇳🇴 Norway

🇬🇳 Guinea

🇹🇿 Tanzania

🇼🇸 Samoa

🇭🇺 Hungary

All Countries Compare Countries

Xilinx/Vitis_Accel_Examples

Stars
467
Rank 91,898 (Top 2 %)
Language Makefile
License
MIT License
Created over 4 years ago
Updated 6 months ago

Xilinx/Vitis_Accel_Examples

Xilinx

There are no reviews yet. Be the first to send feedback to the community and the maintainers!

Vitis_Accel_Examples

Vitis Accel Examples' Repository

Welcome to the Vitis Accel Examples' repository. This repository contains examples to showcase various features of the Vitis tools and platforms. It is expected that users have gone through the tutorials and have developed a basic understanding of the tools and the programming model. This repository illustrates specific scenarios related to host code and kernel programming through small working examples. The intention is for users to be able to use these working examples as a reference while developing their own accelerator application based on Xilinx platforms.

For more comprehensive documentation,

PYNQ

Python Productivity for ZYNQ

Jupyter Notebook

Vitis-AI

Vitis AI is Xilinx’s development stack for AI inference on Xilinx hardware platforms, including both edge devices and Alveo cards.

linux-xlnx

The official Linux kernel from Xilinx

brevitas

Brevitas: neural network quantization in PyTorch

Vitis-Tutorials

Vitis In-Depth Tutorials

Vitis_Libraries

Vitis Libraries

embeddedsw

Xilinx Embedded Software (embeddedsw) Development

finn

Dataflow compiler for QNN inference on FPGAs

BNN-PYNQ

Quantized Neural Networks (QNNs) on PYNQ

Jupyter Notebook

u-boot-xlnx

The official Xilinx u-boot repository

XRT

Run Time for AIE and FPGA based platforms

Vitis-HLS-Introductory-Examples

dma_ip_drivers

Xilinx QDMA IP Drivers

HLS

Vitis HLS LLVM source code and examples

Vitis-AI-Tutorials

PYNQ_Workshop

Jupyter Notebook

SDAccel_Examples

SDAccel Examples

ml-suite

Getting Started with Xilinx ML Suite

Jupyter Notebook

CHaiDNN

HLS based Deep Neural Network Accelerator Library for Xilinx Ultrascale+ MPSoCs

xfopencv

XilinxTclStore

Xilinx Tcl Store

mlir-aie

An MLIR-based toolchain for AMD AI Engine-enabled devices.

RapidWright

Build Customized FPGA Implementations for Vivado

QNN-MO-PYNQ

Jupyter Notebook

XilinxBoardStore

libsystemctlm-soc

SystemC/TLM-2.0 Co-simulation framework

qemu

Xilinx's fork of Quick EMUlator (QEMU) with improved support and modelling for the Xilinx platforms.

DPU-PYNQ

device-tree-xlnx

Linux device tree generator for the Xilinx SDK (Vivado > 2014.1)

PYNQ-ComputerVision

Computer Vision Overlays on Pynq

Jupyter Notebook

XilinxVirtualCable

Xilinx Virtual Cable (XVC) is a TCP/IP-based protocol that acts like a JTAG cable and provides a means to access and debug your FPGA or SoC design without using a physical cable.

finn-hlslib

Vitis HLS Library for FINN

graffitist

Graph Transforms to Quantize and Retrain Deep Neural Nets in TensorFlow

open-nic

AMD OpenNIC Project Overview

finn-examples

Dataflow QNN inference accelerator examples on FPGAs

Jupyter Notebook

SDSoC-Tutorials

SDSoC™ (Software-Defined System-On-Chip) Environment Tutorials

xilinx-tiny-cnn

FPGA_as_a_Service

xup_vitis_network_example

VNx: Vitis Network Examples

Jupyter Notebook

meta-xilinx

Collection of Yocto Project layers to enable AMD Xilinx products

Vitis-In-Depth-Tutorial

systemctlm-cosim-demo

QEMU libsystemctlm-soc co-simulation demos.

Vitis_Embedded_Platform_Source

SDAccel-Tutorials

SDAccel Development Environment Tutorials

nanotube

RFNoC-HLS-NeuralNet

Embedded-Design-Tutorials

PYNQ-DL

Xilinx Deep Learning IP

PYNQ-HelloWorld

This repository contains a "Hello World" introduction application to the Xilinx PYNQ framework.

Jupyter Notebook

LSTM-PYNQ

Vivado-Design-Tutorials

SDSoC_Examples

Kria-PYNQ

PYNQ support and examples for Kria SOMs

Jupyter Notebook

meta-petalinux

meta-petalinux distro layer supporting Xilinx Tools

kria-vitis-platforms

Kria KV260 Vitis platforms and overlays

IIoT-EDDP

The repository contains the design database and documentation for Electric Drives Demonstration Platform

logicnets

AI-Model-Zoo

RecoNIC

RecoNIC is a software/hardware shell used to enable network-attached processing within an RDMA-featured SmartNIC for scale-out computing.

ACCL

Alveo Collective Communication Library: MPI-like communication operations for Xilinx Alveo accelerators

open-nic-shell

AMD OpenNIC Shell includes the HDL source files

mlir-air

Applications

llvm-aie

Fork of LLVM to support AMD AIEngine processors

XilinxUnisimLibrary

Xilinx Unisim Library in Verilog

PYNQ_Composable_Pipeline

PYNQ Composabe Overlays

gemx

Matrix Operation Library for FPGA https://xilinx.github.io/gemx/

PYNQ_RFSOC_Workshop

Open-sourcing the PYNQ & RFSoC workshop materials

Jupyter Notebook

merlin-compiler

meta-xilinx-tools

Yocto Project layer enables AMD Xilinx tools related metadata for MicroBlaze, Zynq, ZynqMP and Versal devices.

RFSoC-PYNQ

Python productivity for RFSoC platforms

Jupyter Notebook

ResNet50-PYNQ

Quantized ResNet50 Dataflow Acceleration on Alveo, with PYNQ

Alveo-PYNQ

Introductory examples for using PYNQ with Alveo

Jupyter Notebook

xup_compute_acceleration

Hands-on experience using the Vitis unified software platform with Xilinx FPGA hardware

xup_high_level_synthesis_design_flow

AMD Xilinx University Program HLS tutorial

Vitis_Model_Composer

Vitis Model Composer Examples and Tutorials

Vitis-AWS-F1-Developer-Labs

PYNQ_Bootcamp

PYNQ Bootcamp 2019-2022 teaching materials.

Jupyter Notebook

PYNQ-Networking

Networking Overlay on PYNQ

KRS

The Kria Robotics Stack (KRS) is a ROS 2 superset for industry, an integrated set of robot libraries and utilities to accelerate the development, maintenance and commercialization of industrial-grade robotic solutions while using adaptive computing.

Get_Moving_With_Alveo

For publishing the source for UG1352 "Get Moving with Alveo"

blockchainacceleration

HLS_packet_processing

HLS_arbitrary_Precision_Types

DSRL

inference-server

Xilinx_Kria_KV260_Workshop

chipscopy

ChipScoPy (ChipScope Python API) is an open source Python API to the various ChipScope services provided by the TCF-based (Target Communication Framework) ChipScope Server (cs_server).

Jupyter Notebook

VVAS

Vitis Video Analytics SDK

vcu-ctrl-sw

XilinxCEDStore

This store contains Configurable Example Designs.

pyxir

pytorch-ocr

DSP-PYNQ

A PYNQ overlay demonstrating Pythonic DSP running on Zynq UltraScale+

xup_aie_training

Hands-on experience programming AI Engines using Vitis Unified Software Platform

Jupyter Notebook

open-nic-driver

AMD OpenNIC driver includes the Linux kernel driver

pcie-model

PCI Express controller model

qemu-devicetrees

Device trees used by QEMU to describe the hardware

bootgen

bootgen source code

hdmi-modules

Xilinx Soft-IP HDMI Rx/Tx core Linux drivers