• Stars
    star
    142
  • Rank 258,495 (Top 6 %)
  • Language
    C++
  • Created over 6 years ago
  • Updated almost 5 years ago

Reviews

There are no reviews yet. Be the first to send feedback to the community and the maintainers!

Repository Details

SDSoC™ (Software-Defined System-On-Chip) Environment Tutorials

English | 日本語

2018.3 SDSoC™ Development Environment Tutorials

See other versions
Tutorial Description
Getting Started This tutorial shows how to create an SDSoC environment platform that can be used to accelerate software functions using the SDx™ Integrated Development Environment (IDE) tool.
Migrate OpenCV to xfOpenCV This tutorial demonstrates how to migrate from using OpenCV to using xfOpenCV, which is hardware-accelerated functions optimized for Xilinx® SoCs and FPGAs. By optimizing your code to use xfOpenCV, code is up to 40x faster than embedded GPUs and 100x faster than CPUs.
Platform Creation This tutorial demonstrates how to create an SDSoC platform on which an example SDSoC application is created and run.

Overview

The SDSoC (Software-Defined System-On-Chip) environment is an Eclipse-based Integrated Development Environment (IDE) for implementing heterogeneous embedded systems using the Zynq-7000 SoC and Zynq UltraScale+ MPSoC platforms. The SDSoC environment provides an embedded C/C++ application development experience with an easy to use Eclipse IDE, and comprehensive design tools for heterogeneous Zynq SoC development to software engineers and system architects. The SDSoC environment includes a full-system optimizing C/C++/OpenCL compiler that provides automated software acceleration in programmable logic combined with automated system connectivity generation. The application programming model within the SDSoC environment should be intuitive to software engineers. An application is written as C/C++/OpenCL code, with the programmer identifying a target platform and a subset of the functions within the application to be compiled into hardware. The SDSoC system compiler then compiles the application into hardware and software to realize the complete embedded system implemented on a Zynq device, including a complete boot image with firmware, operating system, and application executable.

The SDSoC environment abstracts hardware through increasing layers of software abstraction that includes cross-compilation and linking of C/C++/OpenCL functions into programmable logic fabric as well as the Arm CPUs within a Zynq device. Based on a user specification of program functions to run in programmable hardware, the SDSoC environment performs program analysis, task scheduling and binding onto programmable logic and embedded CPUs, as well as hardware and software code generation that automatically orchestrates communication and cooperation among hardware and software components.

The SDSoC environment 2018.2 release includes support for the ZC702, ZC706, and Zed development boards featuring the Zynq-7000 SoC, and for the ZCU102 development board featuring the Zynq UltraScale+ MPSoC. Additional platforms are available from partners. For more information, visit the SDSoC development environment web page.


Copyright© 2019 Xilinx

More Repositories

1

PYNQ

Python Productivity for ZYNQ
Jupyter Notebook
1,975
star
2

Vitis-AI

Vitis AI is Xilinx’s development stack for AI inference on Xilinx hardware platforms, including both edge devices and Alveo cards.
Python
1,475
star
3

linux-xlnx

The official Linux kernel from Xilinx
C
1,205
star
4

brevitas

Brevitas: neural network quantization in PyTorch
Python
1,158
star
5

Vitis-Tutorials

Vitis In-Depth Tutorials
C
891
star
6

Vitis_Libraries

Vitis Libraries
C++
853
star
7

embeddedsw

Xilinx Embedded Software (embeddedsw) Development
HTML
766
star
8

finn

Dataflow compiler for QNN inference on FPGAs
Python
715
star
9

BNN-PYNQ

Quantized Neural Networks (QNNs) on PYNQ
Jupyter Notebook
661
star
10

XRT

Run Time for AIE and FPGA based platforms
C++
553
star
11

u-boot-xlnx

The official Xilinx u-boot repository
C
531
star
12

Vitis_Accel_Examples

Vitis_Accel_Examples
Makefile
503
star
13

Vitis-HLS-Introductory-Examples

C++
420
star
14

dma_ip_drivers

Xilinx QDMA IP Drivers
C
400
star
15

HLS

Vitis HLS LLVM source code and examples
378
star
16

Vitis-AI-Tutorials

362
star
17

PYNQ_Workshop

Jupyter Notebook
354
star
18

SDAccel_Examples

SDAccel Examples
C++
350
star
19

ml-suite

Getting Started with Xilinx ML Suite
Jupyter Notebook
334
star
20

CHaiDNN

HLS based Deep Neural Network Accelerator Library for Xilinx Ultrascale+ MPSoCs
C++
322
star
21

xfopencv

C++
313
star
22

XilinxTclStore

Xilinx Tcl Store
Tcl
310
star
23

mlir-aie

An MLIR-based toolchain for AMD AI Engine-enabled devices.
MLIR
300
star
24

XilinxBoardStore

Python
251
star
25

RapidWright

Build Customized FPGA Implementations for Vivado
Java
248
star
26

QNN-MO-PYNQ

Jupyter Notebook
236
star
27

libsystemctlm-soc

SystemC/TLM-2.0 Co-simulation framework
Verilog
210
star
28

qemu

Xilinx's fork of Quick EMUlator (QEMU) with improved support and modelling for the Xilinx platforms.
C
200
star
29

DPU-PYNQ

DPU on PYNQ
Tcl
198
star
30

device-tree-xlnx

Linux device tree generator for the Xilinx SDK (Vivado > 2014.1)
Tcl
181
star
31

finn-examples

Dataflow QNN inference accelerator examples on FPGAs
Python
174
star
32

PYNQ-ComputerVision

Computer Vision Overlays on Pynq
Jupyter Notebook
173
star
33

XilinxVirtualCable

Xilinx Virtual Cable (XVC) is a TCP/IP-based protocol that acts like a JTAG cable and provides a means to access and debug your FPGA or SoC design without using a physical cable.
C
172
star
34

finn-hlslib

Vitis HLS Library for FINN
C++
172
star
35

graffitist

Graph Transforms to Quantize and Retrain Deep Neural Nets in TensorFlow
Python
169
star
36

open-nic

AMD OpenNIC Project Overview
Shell
166
star
37

xilinx-tiny-cnn

C++
141
star
38

FPGA_as_a_Service

Go
136
star
39

xup_vitis_network_example

VNx: Vitis Network Examples
Jupyter Notebook
133
star
40

meta-xilinx

Collection of Yocto Project layers to enable AMD Xilinx products
C
123
star
41

systemctlm-cosim-demo

QEMU libsystemctlm-soc co-simulation demos.
C++
114
star
42

Vitis-In-Depth-Tutorial

C++
113
star
43

Vitis_Embedded_Platform_Source

Tcl
105
star
44

llvm-aie

Fork of LLVM to support AMD AIEngine processors
LLVM
104
star
45

SDAccel-Tutorials

SDAccel Development Environment Tutorials
C++
101
star
46

nanotube

LLVM
101
star
47

Embedded-Design-Tutorials

100
star
48

RecoNIC

RecoNIC is a software/hardware shell used to enable network-attached processing within an RDMA-featured SmartNIC for scale-out computing.
SystemVerilog
94
star
49

RFNoC-HLS-NeuralNet

CMake
92
star
50

PYNQ-DL

Xilinx Deep Learning IP
VHDL
91
star
51

Kria-PYNQ

PYNQ support and examples for Kria SOMs
Jupyter Notebook
90
star
52

PYNQ-HelloWorld

This repository contains a "Hello World" introduction application to the Xilinx PYNQ framework.
Jupyter Notebook
90
star
53

LSTM-PYNQ

C++
86
star
54

kria-vitis-platforms

Kria Vitis platforms and overlays
SystemVerilog
86
star
55

meta-petalinux

meta-petalinux distro layer supporting Xilinx Tools
BitBake
84
star
56

Vivado-Design-Tutorials

Tcl
83
star
57

SDSoC_Examples

C++
82
star
58

ACCL

Alveo Collective Communication Library: MPI-like communication operations for Xilinx Alveo accelerators
C++
81
star
59

logicnets

Python
80
star
60

IIoT-EDDP

The repository contains the design database and documentation for Electric Drives Demonstration Platform
VHDL
79
star
61

mlir-air

C++
77
star
62

AI-Model-Zoo

75
star
63

Applications

C
71
star
64

open-nic-shell

AMD OpenNIC Shell includes the HDL source files
SystemVerilog
70
star
65

XilinxUnisimLibrary

Xilinx Unisim Library in Verilog
Verilog
66
star
66

PYNQ_Composable_Pipeline

PYNQ Composabe Overlays
Tcl
64
star
67

merlin-compiler

C++
57
star
68

PYNQ_RFSOC_Workshop

Open-sourcing the PYNQ & RFSoC workshop materials
Jupyter Notebook
56
star
69

gemx

Matrix Operation Library for FPGA https://xilinx.github.io/gemx/
C++
56
star
70

xup_high_level_synthesis_design_flow

AMD University Program HLS tutorial
Jupyter Notebook
54
star
71

meta-xilinx-tools

Yocto Project layer enables AMD Xilinx tools related metadata for MicroBlaze, Zynq, ZynqMP and Versal devices.
BitBake
54
star
72

RFSoC-PYNQ

Python productivity for RFSoC platforms
Jupyter Notebook
52
star
73

Alveo-PYNQ

Introductory examples for using PYNQ with Alveo
Jupyter Notebook
48
star
74

ResNet50-PYNQ

Quantized ResNet50 Dataflow Acceleration on Alveo, with PYNQ
C++
48
star
75

xup_compute_acceleration

Hands-on experience using the Vitis unified software platform with Xilinx FPGA hardware
C++
46
star
76

Vitis_Model_Composer

Vitis Model Composer Examples and Tutorials
C++
46
star
77

KRS

The Kria Robotics Stack (KRS) is a ROS 2 superset for industry, an integrated set of robot libraries and utilities to accelerate the development, maintenance and commercialization of industrial-grade robotic solutions while using adaptive computing.
HTML
46
star
78

Vitis-AWS-F1-Developer-Labs

C++
45
star
79

PYNQ_Bootcamp

PYNQ Bootcamp 2019-2022 teaching materials.
Jupyter Notebook
44
star
80

PYNQ-Networking

Networking Overlay on PYNQ
Tcl
44
star
81

HLS_packet_processing

C++
43
star
82

blockchainacceleration

Tcl
43
star
83

Get_Moving_With_Alveo

For publishing the source for UG1352 "Get Moving with Alveo"
C++
42
star
84

DSRL

42
star
85

pcie-model

PCI Express controller model
C
41
star
86

XilinxCEDStore

This store contains Configurable Example Designs.
Tcl
41
star
87

inference-server

C++
41
star
88

HLS_arbitrary_Precision_Types

C++
40
star
89

Xilinx_Kria_KV260_Workshop

40
star
90

vcu-ctrl-sw

C
38
star
91

VVAS

Vitis Video Analytics SDK
C
38
star
92

chipscopy

ChipScoPy (ChipScope Python API) is an open source Python API to the various ChipScope services provided by the TCF-based (Target Communication Framework) ChipScope Server (cs_server).
Jupyter Notebook
38
star
93

pyxir

Python
36
star
94

xup_aie_training

Hands-on experience programming AI Engines using Vitis Unified Software Platform
Jupyter Notebook
36
star
95

DSP-PYNQ

A PYNQ overlay demonstrating Pythonic DSP running on Zynq UltraScale+
Tcl
36
star
96

hdmi-modules

Xilinx Soft-IP HDMI Rx/Tx core Linux drivers
C
35
star
97

pytorch-ocr

Python
35
star
98

open-nic-driver

AMD OpenNIC driver includes the Linux kernel driver
C
33
star
99

bootgen

bootgen source code
C++
33
star
100

qemu-devicetrees

Device trees used by QEMU to describe the hardware
Makefile
32
star