WeiChungWu/UVM_UART_Example WeiChungWu/UVM_UART_Example

  • Stars
    star
    14
  • Rank 1,438,076 (Top 29 %)
  • Language SystemVerilog
  • Created over 4 years ago
  • Updated over 4 years ago
Twitter logo Share LinkedIn logo Share Facebook logo Share
WeiChungWu/UVM_UART_Example
github

WeiChungWu

Reviews

There are no reviews yet. Be the first to send feedback to the community and the maintainers!

Repository Details

An UVM example of UART

More Repositories

1

vim-SystemVerilog

SystemVerilog syntax highlight/indent support in vim
Vim Script
48
star
2

dotvim

my .vim setting
Vim Script
2
star