StanfordAHA/TestBenchGenerator StanfordAHA/TestBenchGenerator

  • Stars
    star
    4
  • Rank 3,288,589 (Top 66 %)
  • Language Verilog
  • License
    BSD 3-Clause "New...
  • Created over 6 years ago
  • Updated over 5 years ago
Twitter logo Share LinkedIn logo Share Facebook logo Share
StanfordAHA/TestBenchGenerator
github

StanfordAHA

Reviews

There are no reviews yet. Be the first to send feedback to the community and the maintainers!

Repository Details

More Repositories

1

garnet

Next generation CGRA generator
Python
104
star
2

Halide-to-Hardware

C++
76
star
3

aha

Python
46
star
4

AhaM3SoC

SoC Based on ARM Cortex-M3
Verilog
18
star
5

doc

Papers, Posters, Presentations, Documentation...
17
star
6

lake

Lake is a framework for generating synthesizable memory modules from a high-level behavioral specification and widely-available memory macros.
Python
17
star
7

lassen

The PE for the second generation CGRA (garnet).
Python
16
star
8

CGRAFlowDoc

Documentation for the entire CGRAFlow
15
star
9

CGRAFlow

Integration test for entire CGRA flow
C++
12
star
10

gemstone

Python
9
star
11

CGRAMapper

CoreIR based mapping tool for CGRA
C++
6
star
12

PowerDomainDesign

Verilog
5
star
13

canal

Python
4
star
14

Primitives

Official Repo for keeping track of and defining all primitives.
2
star
15

CGRAVerification

The current test and formal verification status for the CGRA.
2
star
16

Applications

The applications for the Stanford AHA CGRA
C++
2
star
17

onyx

Tcl
2
star
18

Configuration

SystemVerilog
1
star
19

aha-flow-app

JavaScript
1
star
20

hammer_implementation_flow

Python
1
star
21

GarnetFlow

Shell
1
star
22

amber-vde

Tcl
1
star