SpinalHDL/VexRiscvSoftcoreContest2018 SpinalHDL/VexRiscvSoftcoreContest2018

  • Stars
    star
    63
  • Rank 484,938 (Top 10 %)
  • Language Verilog
  • License
    Apache License 2.0
  • Created about 6 years ago
  • Updated almost 6 years ago
Twitter logo Share LinkedIn logo Share Facebook logo Share
SpinalHDL/VexRiscvSoftcoreContest2018
github

SpinalHDL

Reviews

There are no reviews yet. Be the first to send feedback to the community and the maintainers!

Repository Details

More Repositories

1

VexRiscv

A FPGA friendly 32 bit RISC-V CPU implementation
Assembly
2,370
star
2

SpinalHDL

Scala based HDL
Scala
1,632
star
3

NaxRiscv

Scala
262
star
4

SaxonSoc

SoC based on VexRiscv and ICE40 UP5K
Scala
150
star
5

SpinalWorkshop

Labs to learn SpinalHDL
Scala
136
star
6

VexiiRiscv

Like VexRiscv, but, Harder, Better, Faster, Stronger
Scala
75
star
7

SpinalTemplateSbt

A basic SpinalHDL project
Scala
72
star
8

SpinalCrypto

SpinalHDL - Cryptography libraries
Scala
48
star
9

SpinalDoc

SpinalHDL documentation assets (pictures, slides, ...)
HTML
31
star
10

VexRiscvSocSoftware

C
24
star
11

SpinalDoc-RTD

The sources of the online SpinalHDL doc
Python
23
star
12

CocotbLib

Python
15
star
13

SpinalBaseProject-OLD-

Scala
10
star
14

rvls

RISCV lock-step checker based on Spike
C++
8
star
15

NaxSoftware

C
7
star
16

SpinalTemplateSbtDependencies

An SpinalHDL project example which use VexRiscv git as a dependency
Scala
4
star
17

docker

Dockerfile
4
star
18

SpinalTemplateGradle

A basic SpinalHDL project, configured with Gradle instead of SBT
Scala
3
star
19

SpinalNomad

Dockerfile
3
star
20

NaxRiscv-Rtd

Python
2
star
21

buildroot-spinal-saxon

C
1
star
22

VexRiscvRegressionData

Used to store heavy data required to run full VexRiscv regressions
Assembly
1
star
23

VexiiRiscv-RTD

Python
1
star