There are no reviews yet. Be the first to send feedback to the community and the maintainers!
VexRiscv
A FPGA friendly 32 bit RISC-V CPU implementationSpinalHDL
Scala based HDLNaxRiscv
SaxonSoc
SoC based on VexRiscv and ICE40 UP5KSpinalWorkshop
Labs to learn SpinalHDLVexiiRiscv
Like VexRiscv, but, Harder, Better, Faster, StrongerSpinalTemplateSbt
A basic SpinalHDL projectVexRiscvSoftcoreContest2018
SpinalCrypto
SpinalHDL - Cryptography librariesSpinalDoc
SpinalHDL documentation assets (pictures, slides, ...)VexRiscvSocSoftware
SpinalDoc-RTD
The sources of the online SpinalHDL docCocotbLib
SpinalBaseProject-OLD-
rvls
RISCV lock-step checker based on SpikeNaxSoftware
SpinalTemplateSbtDependencies
An SpinalHDL project example which use VexRiscv git as a dependencydocker
SpinalTemplateGradle
A basic SpinalHDL project, configured with Gradle instead of SBTSpinalNomad
NaxRiscv-Rtd
buildroot-spinal-saxon
VexiiRiscv-RTD
Love Open Source and this site? Check out how you can help us