Shikhargupta/Digital-Design-Logic-synthesis- Shikhargupta/Digital-Design-Logic-synthesis-

  • Stars
    star
    2
  • Language Verilog
  • Created over 8 years ago
  • Updated over 8 years ago
Twitter logo Share LinkedIn logo Share Facebook logo Share
Shikhargupta/Digital-Design-Logic-synthesis-
github

Shikhargupta

Reviews

There are no reviews yet. Be the first to send feedback to the community and the maintainers!

Repository Details

Verilog HDL codes for various IP cores along with their testbenches and gate level layout (XILINX)

More Repositories

1

Spiking-Neural-Network

Pure python implementation of SNN
Python
1,012
star
2

vision-based-autonomous-UAV

Robot Operating System framework for autonomous landing of miniature UAV in non-GPS mode.
C
73
star
3

Machine-Learning-and-Pattern-Recognition

Implementation of Machine Learning Algorithms
Python
50
star
4

snn-brian-mlp

Spiking MLP built using BRIAN
Python
31
star
5

Spiking-Restricted-Boltzmann-Machine

RBM implemented with spiking neurons in Python. Contrastive Divergence used to train the network.
Python
29
star
6

computer-vision-techniques

Implementation of a few prevelant computer vision techniques using Python
Python
22
star
7

Smart-Highways-Internet-of-Things

Real time monitoring of highways
MATLAB
18
star
8

Seismic-Simulation-Digital-Signal-Processing-

Simulation of aftershock using a wavelet-based description of the time frequency characteristics of a class of earthquake accelerograms and proposes three-parameter models for the modulation of wavelet coefficient envelopes of different frequency bands.
MATLAB
8
star
9

MCU-Development-STM32

Peripheral Driver Development over STM32 Microcontroller Unit
C
8
star
10

RC_CA_HD_Papers

Database of Reconfigurable Computing, Computer Architecture and Hardware Design Papers
1
star
11

rl-teacher-atari

Python
1
star
12

Reinforcement-Learning

Summary and Solutions to the online course - Artificial Intelligence: Reinforcement Learning in Python by Lazy Programmer on Udemy
Python
1
star