RTimothyEdwards/tutorial_layout RTimothyEdwards/tutorial_layout

  • Stars
    star
    7
  • Rank 2,294,772 (Top 46 %)
  • Language
    Shell
  • License
    Apache License 2.0
  • Created over 1 year ago
  • Updated over 1 year ago
Twitter logo Share LinkedIn logo Share Facebook logo Share
RTimothyEdwards/tutorial_layout
github

RTimothyEdwards

Reviews

There are no reviews yet. Be the first to send feedback to the community and the maintainers!

Repository Details

Repository of files associated with the webinar on analog layout using magic and klayout with Matt Venn.

More Repositories

1

magic

Magic VLSI Layout Tool
C
468
star
2

open_pdks

PDK installer for open-source EDA tools and toolchains. Distributed with setups for the SkyWater 130nm and Global Foundries 180nm open processes.
Python
274
star
3

qflow

Qflow full end-to-end digital synthesis flow for ASIC designs
C
182
star
4

XCircuit

XCircuit circuit drawing and schematic capture tool
C
105
star
5

netgen

Netgen complete LVS tool for comparing SPICE or verilog netlists
C
104
star
6

qrouter

Qrouter detail router for digital ASIC designs
C
56
star
7

irsim

IRSIM switch-level simulator for digital circuits
C
30
star
8

capiche

Parasitic capacitance analysis of foundry metal stackups
Python
10
star
9

ravenna_standalone

A lightweight version of the efabless Ravenna RISC-V processor chip design files for public access
Verilog
8
star
10

caravel_openframe_project

Example digital project for the Efabless Caravel "openframe" harness
Verilog
7
star
11

sky130_ef_ip__opamp

Instrumentation amplifier (analog IP example)
Verilog
7
star
12

chaos_automaton

Chaos Automaton (efabless Caravel harness digital project)
Verilog
5
star
13

tclftdi

Tcl/Tk console based test system for development boards with FTDI chips. Also supports GPIB and instrumentation over ethernet.
Shell
5
star
14

chipalooza_projects_1

Chipalooza challenge first test chip of projects
Makefile
5
star
15

sky130_ef_ip__xtal_osc_32k

Low power, low speed (32.768kHz) crystal oscillator circuit for sky130 technology
Shell
2
star
16

sky130_ef_ip__samplehold

Analog 3.3V sample and hold circuit, with buffered output
Verilog
2
star
17

sky130_ef_ip__rdac3v_8bit

8-bit resistor ladder DAC with 3.3V output range
MATLAB
2
star
18

sky130_ef_ip__cdac3v_12bit

12-bit capacitive DAC
Shell
2
star
19

vsd_lvs_lab

Laboratory exercises for the VSD course on physical verification, part 5: LVS
Verilog
1
star
20

sky130_ef_ip__biasgen

Current bias generator circuit for distributing bias currents to analog circuits.
Shell
1
star
21

contact_programmed_ROM_cells

Set of layouts for contact-programmed ROM values of various bit widths.
1
star
22

vsd_drc_lab

Laboratory exercises for the VSD course on physical verification, part 3, DRC
Shell
1
star
23

striVe_sky130

The striVe chip (test vehicle for sky130) picoRV32 implementation
Verilog
1
star
24

sky130_ef_ip__ccomp3v

Continuous analog comparator, 1mV resolution
Verilog
1
star
25

sky130_ef_ip__xtal_osc_16M

High speed (16MHz) crystal oscillator in sky130 technology
Shell
1
star
26

fracn_dll

Alternative version of the Caravel digital locked loop (DLL) with a fractional feedback divider
Verilog
1
star
27

sky130_ef_ip__rc_osc_16M

16MHz (nominal) current-starved ring oscillator
Shell
1
star