RTimothyEdwards/XCircuit RTimothyEdwards/XCircuit

  • Stars
    star
    87
  • Rank 367,116 (Top 8 %)
  • Language
    C
  • License
    GNU General Publi...
  • Created about 5 years ago
  • Updated 7 months ago
Twitter logo Share LinkedIn logo Share Facebook logo Share
RTimothyEdwards/XCircuit
github

RTimothyEdwards

Reviews

There are no reviews yet. Be the first to send feedback to the community and the maintainers!

Repository Details

XCircuit circuit drawing and schematic capture tool

More Repositories

1

magic

Magic VLSI Layout Tool
C
400
star
2

open_pdks

PDK installer for open-source EDA tools and toolchains. Distributed with setups for the SkyWater 130nm and Global Foundries 180nm open processes.
Python
250
star
3

qflow

Qflow full end-to-end digital synthesis flow for ASIC designs
C
165
star
4

netgen

Netgen complete LVS tool for comparing SPICE or verilog netlists
C
98
star
5

qrouter

Qrouter detail router for digital ASIC designs
C
50
star
6

irsim

IRSIM switch-level simulator for digital circuits
C
30
star
7

capiche

Parasitic capacitance analysis of foundry metal stackups
Python
11
star
8

ravenna_standalone

A lightweight version of the efabless Ravenna RISC-V processor chip design files for public access
Verilog
9
star
9

caravel_openframe_project

Example digital project for the Efabless Caravel "openframe" harness
Verilog
7
star
10

chaos_automaton

Chaos Automaton (efabless Caravel harness digital project)
Verilog
6
star
11

tutorial_layout

Repository of files associated with the webinar on analog layout using magic and klayout with Matt Venn.
Shell
6
star
12

tclftdi

Tcl/Tk console based test system for development boards with FTDI chips. Also supports GPIB and instrumentation over ethernet.
Shell
5
star
13

vsd_lvs_lab

Laboratory exercises for the VSD course on physical verification, part 5: LVS
Verilog
2
star
14

sky130_ef_ip__xtal_osc_32k

Low power, low speed (32.768kHz) crystal oscillator circuit for sky130 technology
Shell
2
star
15

vsd_drc_lab

Laboratory exercises for the VSD course on physical verification, part 3, DRC
Shell
2
star
16

striVe_sky130

The striVe chip (test vehicle for sky130) picoRV32 implementation
Verilog
2
star
17

sky130_ef_ip__samplehold

Analog 3.3V sample and hold circuit, with buffered output
Verilog
2
star
18

sky130_ef_ip__rdac3v_8bit

8-bit resistor ladder DAC with 3.3V output range
MATLAB
1
star
19

sky130_ef_ip__instramp

Instrumentation amplifier (analog IP example)
Verilog
1
star
20

sky130_ef_ip__ccomp3v

Continuous analog comparator, 1mV resolution
Verilog
1
star
21

sky130_ef_ip__xtal_osc_16M

High speed (16MHz) crystal oscillator in sky130 technology
Shell
1
star