RPTU-EIS/RISCV-Core RPTU-EIS/RISCV-Core

  • Stars
    star
    11
  • Rank 1,694,829 (Top 34 %)
  • Language
    C
  • Created over 2 years ago
  • Updated 5 months ago
Twitter logo Share LinkedIn logo Share Facebook logo Share
RPTU-EIS/RISCV-Core
github

RPTU-EIS

Reviews

There are no reviews yet. Be the first to send feedback to the community and the maintainers!

Repository Details

5-stage RISC-V core (RV32IM) with pipelining designed for educational purposes by RPTU Kaiserslautern, Germany

More Repositories

1

upec-boom-verification-suite

This repository contains the verification suite for verifying Berkeley Out-of-Order Machine (BOOM) against transient execution attacks based on the Unique Program Execution Checking (UPEC) approach.
Verilog
15
star
2

SecureBOOM

Formally proven secure design of the RISC-V core BOOM (Berkeley Out-of-Order Machine) w.r.t. transient execution attacks (e.g., Meltdown and Spectre)
Verilog
5
star
3

VDSProject

This repository contains the basic files for the class project of the course "Verification of Digital Systems"
C++
4
star
4

symbolic-pmp

This repository contains a symbolic and secure configuration template for the RISC-V Physical Memory Protection (PMP) to be used in SV/SVA based verification flows.
SystemVerilog
3
star
5

UPEC-DIT

This repository contains experiments and results on using UPEC to prove data-independent timing in hardware.
3
star
6

ADSProject

This repository contains the basic files for the class project of the course "Architecture of Digital Systems I"
Scala
2
star
7

OpenTitan_with_Access_Control

OpenTitan Silver Release v5 copy for security improvements
SystemVerilog
2
star
8

Security-Conscious-Hardware

Collection of experiments on data-oblivious hardware designs that dynamically adjust their latency
SystemVerilog
1
star