OpenXiangShan/xs-env OpenXiangShan/xs-env

  • Stars
    star
    40
  • Rank 657,479 (Top 14 %)
  • Language
    Shell
  • License
    Other
  • Created almost 3 years ago
  • Updated 2 months ago
Twitter logo Share LinkedIn logo Share Facebook logo Share
OpenXiangShan/xs-env
github

OpenXiangShan

Reviews

There are no reviews yet. Be the first to send feedback to the community and the maintainers!

Repository Details

XiangShan Frontend Develop Environment

More Repositories

1

XiangShan

Open-source high-performance RISC-V processor
Scala
4,305
star
2

XiangShan-doc

Documentation for XiangShan
TeX
281
star
3

NEMU

C
172
star
4

difftest

Co-simulation framework for Xiangshan
C++
80
star
5

HuanCun

Open-source high-performance non-blocking cache
Scala
56
star
6

chisel-playground

Scala
45
star
7

fudian

Open source high performance IEEE-754 floating unit
Scala
36
star
8

XS-Verilog-Library

SystemVerilog
24
star
9

nexus-am

C
21
star
10

CoupledL2

Open-source non-blocking L2 cache
Scala
21
star
11

GEM5

C++
13
star
12

env-scripts

Scripts for XiangShan
Verilog
8
star
13

tl-test

C++
7
star
14

YunSuan

This repo includes XiangShan's function units
Scala
6
star
15

rust-xs-evaluation

Rust
5
star
16

perfUI

C++
4
star
17

PenglaiJiezi

Jiezi simulator from Penglai
C++
4
star
18

timingScripts

Scala
3
star
19

Utility

Scala
3
star
20

ready-to-run

Shell
2
star
21

ns-bbl

Makefile
2
star
22

Penglai-SagittaVerificationPlatform

Sagitta_verification_platform from Penglai
SystemVerilog
1
star
23

CPU2006LiteWrapper

Makefile
1
star
24

riscv-pk

C
1
star
25

rust-xs-test

Auto Test Routine Under the Hood for XiangShan Processor
Rust
1
star
26

xv6-riscv

xv6-riscv edition from OSCPU, from mit-pdos
C
1
star
27

force-riscv

Instruction Set Generator initially contributed by Futurewei
C++
1
star
28

vcd-to-log

C++
1
star