There are no reviews yet. Be the first to send feedback to the community and the maintainers!
Repository Details
A Digital Clock/Alarm System implemented using Verilog. The project was created using Vivado software and implemented on the Basys 3 FPGA board. This project was created for the Digital Desgin I (CSCE 2301) course.