• Stars
    star
    1
  • Language Verilog
  • License
    Apache License 2.0
  • Created over 4 years ago
  • Updated over 4 years ago

Reviews

There are no reviews yet. Be the first to send feedback to the community and the maintainers!

Repository Details

Simple Verilog RAM/ROM module to use Block RAM on FPGA