Discover HandsomeBrotherShuaiLi/pipelineCPU Open Source project

Stars
9
Rank 1,939,727 (Top 39 %)
Language VHDL
License
MIT License
Created almost 6 years ago
Updated about 2 years ago

HandsomeBrotherShuaiLi

There are no reviews yet. Be the first to send feedback to the community and the maintainers!

Five-Stage Pipeline CPU Implemented by Verilog on FPGA Written By LI Shuai, it supports static and dynamic pipeline cpu. I am not maintaining this repo for years. If there are bugs when you try it, debug by youself! :)

3DUnet

Medical images segmentation with 3D UNet GAN

Python

ImageCluster

Image cluster 图像聚类

Python

PFMonitor

PFMonitor -- for deep learning engineer's freedom

Python

Flask_BBS

基于Flask框架的BBS网站，支持发帖，私信，人脸识别，情绪分类。

HTML

ThaiAddressParser

Thailand Address Parser

Python

algorithm

计算机算法设计与分析（第四版）王晓东编著个人题解

CPU54

OpenSSL

National-University-Student-Statistical-Modeling-Competition

“东证期货杯” 全国大学生统计建模大赛

Python

CPU31

31条mips指令的单周期cpu(非流水线）

VHDL

Alibaba_Zero_Shot_Learning_Competition

Ground One: 29th/3244 teams.This is the baseline model. The final models will be open several months later.

Python

compiler_1.5

Python

OS_file_system

virtual file system (OS project)

ICM

VTD

Qtdemo

GAN_Unet

faster-rcnn

faster-rcnn for car damage detection

Python

computer-vision

计算机视觉项目

C++

python_mathematicsmodeling

python 数学建模课程期末源码与数据

RRAN_for_small_objects_detection

Relation Recurrent Attentive Neural Network (RRAN) for Small Object Detection

ChineseCalligraphyDetection

Chinese Calligraphy Detection

Python

HandsomeBrotherShuaiLi/pipelineCPU

HandsomeBrotherShuaiLi

Reviews

Repository Details

More Repositories