There are no reviews yet. Be the first to send feedback to the community and the maintainers!
Repository Details
The aim is to do a power analysis of each RISC-V instruction, such that in the future an extremely superior RISC-V ISA core can be designed, that can give the best performance in both prospective -> highest speed during the execution of any task along with the LOWEST POWER CONSUMPTION as well.
