There are no reviews yet. Be the first to send feedback to the community and the maintainers!
Repository Details
A library for generating Software Defined Radio-intended DSP code for FPGAs that makes use of the MyHDL (www.myhdl.org) Python library. Targeted at the Rhino Project (see URL).