GLADICOS/UART GLADICOS/UART

  • Stars
    star
    6
  • Rank 2,539,965 (Top 51 %)
  • Language Verilog
  • License
    GNU General Publi...
  • Created almost 9 years ago
  • Updated about 2 years ago
Twitter logo Share LinkedIn logo Share Facebook logo Share
GLADICOS/UART
github

GLADICOS

Reviews

There are no reviews yet. Be the first to send feedback to the community and the maintainers!

Repository Details

This project provide the necessary to run a env test a simple uart verilog using SystemC and running it on icarus verilog

More Repositories

1

AES128

AES128 is a IP crypto core using modes ECB/CBC/CTR using vpi to functional verification
C++
16
star
2

I2C

A i2C APB CORE MASTER AND SLAVE ASIC IP
Verilog
5
star
3

SPACEWIRESYSTEMC

This is a test suit spacewire using a model on systemC with a verilog with graphical interface
PHP
3
star
4

CRCAHB

Verilog
2
star
5

PADS

simple repo for any kind of pads used under verilog / system verilog
Verilog
1
star