• Stars
    star
    1
  • Language Verilog
  • Created almost 4 years ago
  • Updated almost 4 years ago

Reviews

There are no reviews yet. Be the first to send feedback to the community and the maintainers!

Repository Details

These are assignments and codes of digital design course @ SUSTech, take with caution if you need. The project is a vending mechine with minisys by FPGA.