Chun-Feng/CACTI-6.5 Chun-Feng/CACTI-6.5

  • Stars
    star
    12
  • Rank 1,597,372 (Top 32 %)
  • Language
    C++
  • Created over 8 years ago
  • Updated over 8 years ago
Twitter logo Share LinkedIn logo Share Facebook logo Share
Chun-Feng/CACTI-6.5
github

Chun-Feng

Reviews

There are no reviews yet. Be the first to send feedback to the community and the maintainers!

Repository Details

This tools offer many simulation of memory design detail parameter. Then you can setting these parameter to running result in your condition circumstance.

More Repositories

1

CACTI-6.0

ASIC simulation of Multi-ported Memory Module. And it can offer SRAM-based dual-port basic building block to support multiple read/write ports, and it can easily get the simulation result (like frequency, power consumption, and area... etc.).
C
15
star
2

LVT_Writes_Method

Live Value Table (LVT-based) techniques is increasing write ports method, and using table to track the latest address data.
Verilog
2
star
3

Block_RAM_Module_FPGAs

Block RAMs (BRAMs) provide two types: two ports or dual-ports mode on FPGAs.
Verilog
2
star
4

2R1W-Memory-Design

Here offer 2R1W-based building block to proposed methodology to create multi-ported memory design. And different design to support more multi-ported level growth tree.
Verilog
1
star
5

2015CA-Course-NCTU---MM

NCTU-2015 fall CA course final project task.
C
1
star