BiliouriV/UART-Implementation BiliouriV/UART-Implementation

  • Stars
    star
    2
  • Language Verilog
  • Created almost 5 years ago
  • Updated almost 5 years ago
Twitter logo Share LinkedIn logo Share Facebook logo Share
BiliouriV/UART-Implementation
github

BiliouriV

Reviews

There are no reviews yet. Be the first to send feedback to the community and the maintainers!

Repository Details

Implementation of a serial communication system using the UART (Universal Asynchronus Receiver Transmitter) protocol, for FPGA SPARTAN 3 console, on ISE Design Suite (Verilog).

More Repositories

1

Rate_Monotonic_Scheduler_Simulator

C
6
star
2

VGA-Driver-Implementation

Implementation of a VGA (Video Graphics Array ) driver, for FPGA SPARTAN 3 console, on ISE Design Suite (Verilog).
Verilog
3
star
3

Gray-Counter-FPGA

Verilog
2
star
4

Sobel-Filter-Design-FPGA

C
1
star
5

Operating-Systems-Projects-ce321

Shell
1
star
6

-7-Segments-Indication-Driver

Creation of a 7-Segments Indication Driver for FPGA SPARTAN 3 console ,on ISE Design Suite (Verilog).
Verilog
1
star
7

VHDL-Propagation-Delay-Measurement-Vivado

Python & Tcl Scripting for the Measurement of the Propagation Delay of VHDL files.
Python
1
star
8

Zedboard-Audio-Codec-Driver

VHDL
1
star