• Stars
    star
    2
  • Language VHDL
  • Created about 5 years ago
  • Updated almost 4 years ago

Reviews

There are no reviews yet. Be the first to send feedback to the community and the maintainers!

Repository Details

The problem was to reduce the use of multipliers IP cores usage as FPGA has limited space. At the same time, it is also desired to