Adhesh148/Tomasulo-Sim

Stars
2
Language Verilog
Created over 3 years ago
Updated over 3 years ago

Adhesh148/Tomasulo-Sim

Adhesh148

There are no reviews yet. Be the first to send feedback to the community and the maintainers!

A Simulation of Tomasulo Algorithm using Python & Verilog

BaBbLe

A simple chat room application built using socket programming concepts and TCP protocol. The client-side UI is made using PyQt5.

Live-Time

A Live Timetable app using Vaadin Framework + MySQL backend

DBMS-Utility-Tools

DBMS Normalization

MultiThreaded-Network-Quiz

A Multi Threaded Quiz Application running on a TCP network.

Orthogonalization-Algo

Plotting the loss of Orthogonality of a matrix at each iteration step due to four different methods of Orthogonalization

Jupyter Notebook

ParseNPath

A Gate-Level Design Based Verilog Code Parser that finds the Path from all Input to Output Nodes.

Compiler-Utilities

Compiler Utility Tools

Operating-Systems

A code repository of the codes done as part of Operating Systems Lab.

Euler-Project

A code repository of the Euler Project problems mostly solved in C++.

CMOS-Netlist-Generator

Generates the CMOS Netlist of a given Boolean Expression

SMS

Salary Management System. A simple web app build as part of Database Systems Course Endsem exam.

WEBDEV

Website Development and Design for Course Evaluation.

Hello-Deep-Learning

First steps into Deep Learning with simple Kaggle Projects

Jupyter Notebook

DVR

A simulation of the Distance Vector Routing Table using socket programming

ICG-Lab

A code repository pertaining to Lab of Interactive Computer Graphics

Elementary-Graph-Algo

Graph Algorithms for DAA LAB Submission